Functional Description
•Up to 10 selectable individual composite video inputs
•Up to four selectable
•Up to three selectable analog YPbPr video inputs and one CVBS input
•Up to two selectable analog YPbPr video inputs, two
The input selection is performed by the input select register at I2C subaddress 00h (see Section 2.11.1).
2.1.2 Analog Input Clamping
An internal clamping circuit restores the
2.1.3 Automatic Gain Control
The TVP5147M1 decoder uses two programmable gain amplifiers (PGAs), one per channel. The PGA can scale a signal with a
The TVP5147M1 AGC comprises the
The specific amplitude references being used by the
2.1.4 Analog Video Output
One of the analog input signals is available at the analog video output terminal, which is shared with input selected by I2C registers. The signal at this terminal must be buffered by a source follower. The nominal output voltage is 2 V
2.1.5 A/D Converters
All ADCs have a resolution of 10 bits and can operate up to 30 MSPS. All A/D channels receive an identical clock from the
10 | TVP5147M1PFP |