Manuals / Texas Instruments / TV and Video / DVD Player

Texas Instruments TVP5147M1PFP manual 4.3.1, Recommended Settings, Example, Assumptions

Models: TVP5147M1PFP

1 100

Download 100 pages 24.7 Kb

Page 92

4.3.1

Example Register Settings

I2C register address 00h	= Input select register
I2C data 46h	= Sets luma to VI_2_C and chroma to VI_1_C
I2C register address 04h	= Autoswitch mask register
I2C data 3Fh	= Includes NTSC 443 and PAL (M, Nc, 60) in the autoswitch
I2C register address 08h	= Luminance processing control 3 register
I2C data 00h	= Optimizes the trap filter selection for NTSC and PAL
I2C register address 0Eh	= Chrominance processing control 2 register
I2C data 04h	= Optimizes the chrominance filter selection for NTSC and PAL
I2C register address 33h	= Output formatter 1 register
I2C data 41h	= Selects the 10-bit 4:2:2 output format
I2C register address 34h	= Output formatter 2 register
I2C data 11h	= Enables YCbCr output and the clock output
I2C register address 36h	= Output formatter 4 register
I2C data 11h	= Enables HS and VS sync outputs

4.3	Example 3
4.3.1	Assumptions

Input connector:	Component [VI_1_B (Pb), VI_2_B (Y), VI_3_B (Pr)]
Video format:	480I, 576I
Output format:	20-bit ITU-R BT.656 with discrete sync outputs

4.3.2 Recommended Settings

Recommended I2C writes: This setup requires additional writes to output the discrete sync 20-bit 4:2:2 data, HS, and VS, and to autoswitch between all video formats mentioned above.

84

TVP5147M1PFP

SLES140A—March 2007

Image 92

Texas Instruments TVP5147M1PFP manual 4.3.1, Recommended Settings, Example, Assumptions

Contents

Digital Audio Video SLES140AData Manual MarchApplications IMPORTANT NOTICEProducts Contents IntroductionJuly 3 Electrical Specifications ContentsExample Register Settings Application InformationPage List of IllustrationsTitle Page List of TablesTitle 1 Introduction 1.1 Detailed Functionality 1.4 Ordering Information 1.2 TVP5147M1 Applications1.3 Related Products 1.5 Functional Block Diagram Figure 1−1. Functional Block DiagramFigure 1−2. Terminal Assignments Diagram 1.6 Terminal Assignments1.7 Terminal Functions Table 1−1. Terminal FunctionsTable 1−1. Terminal Functions Continued Power SuppliesSLES140A-March IntroductionTVP5147M1PFP 2.1.1 Video Input Switch Control 2 Functional Description2.1 Analog Processing and A/D Converters Figure 2−1. Analog Processors and A/D Converters2.1.2 Analog Input Clamping 2.1.3 Automatic Gain Control2.1.4 Analog Video Output 2.1.5 A/D ConvertersFigure 2−2. Digital Video Processing Block Diagram 2.2 Digital Video Processing2.2.1 2⋅ Decimation Filter 2.2.2 Composite ProcessorFigure 2−3. Composite and S-Video Processing Block Diagram 2.2.2.1 Color Low-Pass FilterCharacteristics, NTSC/PAL ITU-R BT.601 Sampling 2.2.2.2 Y/C SeparationFigure 2−4. Color Low-Pass Filter Frequency Response Figure 2−5. Color Low-Pass Filter With FilterFigure 2−8. Luminance Edge-Enhancer Peaking Block Diagram 2.2.3 Luminance Processing2.2.4 Color Transient Improvement Figure 2−9. Peaking Filter Response NTSC/PAL ITU-R BT.601 SamplingFigure 2−10. Reference Clock Configurations 2.3 Clock Circuits2.4 Real-Time Control RTC 2.5 Output Formatter2.5.1 Separate Syncs Table 2−1. Output FormatFigure 2−12. Vertical Synchronization Signals for 525-Line System NOTE Line numbering conforms to ITU-R BT.470Figure 2−13. Vertical Synchronization Signals for 625-Line System Functional DescriptionNOTE ITU-R BT.656 10-bit 422 timing with 2⋅ pixel clock reference Figure 2−14. Horizontal Synchronization Signals for 10-Bit 422 ModeNTSC Figure 2−15. Horizontal Synchronization Signals for 20-Bit 422 Mode 2.5.2 Embedded Syncs 2.6 I2C Host InterfaceFigure 2−16. VSYNC Position With Respect to HSYNC Table 2−3. EAV and SAV Sequence2.6.1 Reset and I2C Bus Address Selection 2.6.3 VBUS Access2.6.2 I2C Operation Table 2−4. I 2C Host Interface Terminal DescriptionFigure 2−17. VBUS Access NOTE Examples use default I2C addressACK = Acknowledge generated by the slave NAK = No acknowledge generated by the master2.7 VBI Data Processor Table 2−6. Supported VBI System2.7.1 VBI FIFO and Ancillary Data in Video Stream Table 2−7. Ancillary Data Format and Sequence2.8 Reset and Initialization Table 2−9. Reset SequenceFigure 2−18. Reset Timing 2.7.2 VBI Raw Data OutputTable 2−10. I 2C Register Summary 2.9 Adjusting External Syncs2.10 Internal Control Registers Table 2−10. I 2C Register Summary Continued Table 2−10. I 2C Register Summary Continued 7Ah−7Eh84h−96h 98h−99hE3h−E7h Table 2−11. VBUS Register SummaryTable 2−10. I 2C Register Summary Continued Table 2−12. Analog Channel and Video Mode Selection 2.11 Register Definitions2.11.1 Input Select Register 2.11.2 AFE Gain Control Register 2.11.3 Video Standard RegisterCVBS and S-Video Component Video2.11.5 Autoswitch Mask Register 2.11.4 Operation Mode Register2.11.6 Color Killer Register 2.11.7 Luminance Processing Control 1 Register2.11.8 Luminance Processing Control 2 Register 2.11.9 Luminance Processing Control 3 RegisterLuminance Brightness Register 2.11.102.11.11 Luminance Contrast Register 2.11.12 Chrominance Saturation Register2.11.13 Chroma Hue Register 2.11.14 Chrominance Processing Control 1 Register2.11.15 Chrominance Processing Control 2 Register 2.11.16 AVID Start Pixel Register2.11.17 AVID Stop Pixel Register 2.11.18 HSYNC Start Pixel Register2.11.19 HSYNC Stop Pixel Register 2.11.20 VSYNC Start Line RegisterCTI Delay Register 2.11.21 VSYNC Stop Line Register2.11.22 VBLK Start Line Register 2.11.23 VBLK Stop Line RegisterCTI Control Register Sync Control Register2.11.25 2.11.262.11.27 Output Formatter 1 Register 2.11.28 Output Formatter 2 Register2.11.29 Output Formatter 3 Register 2.11.30 Output Formatter 4 Register 2.11.31 Output Formatter 5 Register 2.11.32 Output Formatter 6 Register 2.11.33 Clear Lost Lock Detect Register2.11.34 Status 1 Register 2.11.35 Status 2 Register 2.11.36 AGC Gain Status RegisterSignal present Weak signal detection2.11.37 Video Standard Status Register 2.11.38 GPIO Input 1 RegisterAutoswitch Video standard2.11.39 GPIO Input 2 Register AVID2.11.40 AFE Coarse Gain for CH 1 Register 2.11.41 AFE Coarse Gain for CH 2 Register2.11.42 AFE Coarse Gain for CH 3 Register 2.11.43 AFE Coarse Gain for CH 4 Register2.11.46 AFE Fine Gain for Pr Register 2.11.44 AFE Fine Gain for Pb Register2.11.45 AFE Fine Gain for YChroma Register 656 version 2.11.47 AFE Fine Gain for CVBSLuma Register2.11.48 Field ID Control Register 2.11.49 F-bit and V-bit Control 1 Register 2.11.52 ROM Version Register 2.11.50 Back-End AGC Control Register2.11.51 AGC Decrement Speed Control Register 2.11.53 AGC White Peak Processing Register 2.11.54 F and V Bit Control Register F andLines per frame F bit2.11.58 AGC Increment Delay Register 2.11.55 VCR Trick Mode Control Register2.11.56 Horizontal Shake Increment Register 2.11.57 AGC Increment Speed Register2.11.59 Analog Output Control 1 Register 2.11.60 Chip ID MSB Register2.11.61 Chip ID LSB Register 2.11.62 CPLL Speed Control Register2.11.65 AGC Decrement Delay Register Status Request Register2.11.64 Vertical Line Count Register 2.11.632.11.66 VDP TTX Filter And Mask Registers 2.11.67 VDP TTX Filter Control Register 2.11.68 VDP FIFO Word Count Register Figure 2−19. Teletext Filter Function2.11.70 VDP FIFO Reset Register 2.11.69 VDP FIFO Interrupt Threshold Register2.11.71 VDP FIFO Output Control Register 2.11.72 VDP Line Number Interrupt Register2.11.73 VDP Pixel Alignment Register 2.11.74 VDP Line Start Register2.11.75 VDP Line Stop Register 2.11.76 VDP Global Line Mode Register2.11.77 VDP Full Field Enable Register 2.11.79 VBUS Data Access With No VBUS Address Increment Register2.11.80 VBUS Data Access With VBUS Address Increment Register 2.11.78 VDP Full Field Mode Register2.11.82 VBUS Address Access Register 2.11.81 FIFO Read Data Register2.11.83 Interrupt Raw Status 0 Register FIFO THRS2.11.84 Interrupt Raw Status 1 Register 2.11.85 Interrupt Status 0 RegisterMacrovision status changed Standard changed2.11.86 Interrupt Status 1 Register 2.11.87 Interrupt Mask 0 Register 2.11.88 Interrupt Mask 1 Register 2.11.89 Interrupt Clear 0 Register2.11.90 Interrupt Clear 1 Register 2.12.2 VDP WSS Data Register 2.12 VBUS Register Definitions2.12.1 VDP Closed Caption Data Register 2.12.3 VDP VITC Data Register 2.12.4 VDP V-Chip TV Rating Block 1 Register2.12.5 VDP V-Chip TV Rating Block 2 Register 80 0530h2.12.6 VDP V-Chip TV Rating Block 3 Register 2.12.7 VDP V-CHIP MPAA Rating Data RegisterTV-G TV-Y72.12.8 VDP General Line Mode and Line Address Register Gemstar Read only 2.12.9 VDP VPS/Gemstar Data RegisterVPS Read only 2.12.11 Interrupt Configuration Register2.12.10 Analog Output Control 2 Register Electrical Specifications 3.2.1 Crystal Specifications3.1 Absolute Maximum Ratings† 3.2 Recommended Operating Conditions3.3 Electrical Characteristics 3.3.1 DC Electrical Characteristics see Note3.3.2 Analog Processing and A/D Converters 3.3.2.1 Fs = 30 MSPS for CH1, CH23.3.3 Timing 3.3.3.1 Clocks, Video Data, Sync Timing3.3.3.2 I2C Host Port Timing Figure 3−1. Clocks, Video Data, and Sync TimingSLES140A-March Electrical SpecificationsTVP5147M1PFP 4 Example Register Settings 4.1.2 Recommended Settings4.2.2 Recommended Settings 4.1 Example4.3.2 Recommended Settings 4.3.1Example AssumptionsI2C register address 00h SLES140A-March Example Register SettingsTVP5147M1PFP Figure 5−1. Example Application Circuit 5 Application Information5.1 Application Example 5.2 Designing With PowerPADt Devices PACKAGE OPTION ADDENDUM PACKAGING INFORMATIONPage