Manuals
/
Texas Instruments
/
TV and Video
/
DVD Player
Texas Instruments
TVP5147M1PFP manual Electrical Specifications, SLES140A-March
Models:
TVP5147M1PFP
1
90
100
100
Download
100 pages
24.7 Kb
87
88
89
90
91
92
93
94
<
>
Specification
Characteristics, NTSC/PAL ITU-R BT.601 Sampling
Functional Block Diagram
10. Reference Clock Configurations
Reset and I2C Bus Address Selection
NOTE Examples use default I2C address
CTI Delay Register
12. Vertical Synchronization Signals for 525-Line System
Adjusting External Syncs
Example Register Settings
Page 90
Image 90
Electrical Specifications
82
TVP5147M1PFP
SLES140A—March
2007
Page 89
Page 91
Page 90
Image 90
Page 89
Page 91
Contents
Data Manual
Digital Audio Video
SLES140A
March
IMPORTANT NOTICE
Products
Applications
Contents
Introduction
July
3 Electrical Specifications
Contents
Example Register Settings
Application Information
List of Illustrations
Title
Page
List of Tables
Title
Page
1 Introduction
1.1 Detailed Functionality
1.2 TVP5147M1 Applications
1.3 Related Products
1.4 Ordering Information
1.5 Functional Block Diagram
Figure 1−1. Functional Block Diagram
Figure 1−2. Terminal Assignments Diagram
1.6 Terminal Assignments
1.7 Terminal Functions
Table 1−1. Terminal Functions
Table 1−1. Terminal Functions Continued
Power Supplies
Introduction
TVP5147M1PFP
SLES140A-March
2.1 Analog Processing and A/D Converters
2.1.1 Video Input Switch Control
2 Functional Description
Figure 2−1. Analog Processors and A/D Converters
2.1.4 Analog Video Output
2.1.2 Analog Input Clamping
2.1.3 Automatic Gain Control
2.1.5 A/D Converters
2.2.1 2⋅ Decimation Filter
Figure 2−2. Digital Video Processing Block Diagram
2.2 Digital Video Processing
2.2.2 Composite Processor
Figure 2−3. Composite and S-Video Processing Block Diagram
2.2.2.1 Color Low-Pass Filter
Figure 2−4. Color Low-Pass Filter Frequency Response
Characteristics, NTSC/PAL ITU-R BT.601 Sampling
2.2.2.2 Y/C Separation
Figure 2−5. Color Low-Pass Filter With Filter
2.2.4 Color Transient Improvement
Figure 2−8. Luminance Edge-Enhancer Peaking Block Diagram
2.2.3 Luminance Processing
Figure 2−9. Peaking Filter Response NTSC/PAL ITU-R BT.601 Sampling
2.4 Real-Time Control RTC
Figure 2−10. Reference Clock Configurations
2.3 Clock Circuits
2.5 Output Formatter
2.5.1 Separate Syncs
Table 2−1. Output Format
Figure 2−12. Vertical Synchronization Signals for 525-Line System
NOTE Line numbering conforms to ITU-R BT.470
Figure 2−13. Vertical Synchronization Signals for 625-Line System
Functional Description
Figure 2−14. Horizontal Synchronization Signals for 10-Bit 422 Mode
NTSC
NOTE ITU-R BT.656 10-bit 422 timing with 2⋅ pixel clock reference
Figure 2−15. Horizontal Synchronization Signals for 20-Bit 422 Mode
Figure 2−16. VSYNC Position With Respect to HSYNC
2.5.2 Embedded Syncs
2.6 I2C Host Interface
Table 2−3. EAV and SAV Sequence
2.6.2 I2C Operation
2.6.1 Reset and I2C Bus Address Selection
2.6.3 VBUS Access
Table 2−4. I 2C Host Interface Terminal Description
ACK = Acknowledge generated by the slave
Figure 2−17. VBUS Access
NOTE Examples use default I2C address
NAK = No acknowledge generated by the master
2.7 VBI Data Processor
Table 2−6. Supported VBI System
2.7.1 VBI FIFO and Ancillary Data in Video Stream
Table 2−7. Ancillary Data Format and Sequence
Figure 2−18. Reset Timing
2.8 Reset and Initialization
Table 2−9. Reset Sequence
2.7.2 VBI Raw Data Output
2.9 Adjusting External Syncs
2.10 Internal Control Registers
Table 2−10. I 2C Register Summary
Table 2−10. I 2C Register Summary Continued
84h−96h
Table 2−10. I 2C Register Summary Continued
7Ah−7Eh
98h−99h
Table 2−11. VBUS Register Summary
Table 2−10. I 2C Register Summary Continued
E3h−E7h
2.11 Register Definitions
2.11.1 Input Select Register
Table 2−12. Analog Channel and Video Mode Selection
CVBS and S-Video
2.11.2 AFE Gain Control Register
2.11.3 Video Standard Register
Component Video
2.11.5 Autoswitch Mask Register
2.11.4 Operation Mode Register
2.11.6 Color Killer Register
2.11.7 Luminance Processing Control 1 Register
Luminance Brightness Register
2.11.8 Luminance Processing Control 2 Register
2.11.9 Luminance Processing Control 3 Register
2.11.10
2.11.13 Chroma Hue Register
2.11.11 Luminance Contrast Register
2.11.12 Chrominance Saturation Register
2.11.14 Chrominance Processing Control 1 Register
2.11.15 Chrominance Processing Control 2 Register
2.11.16 AVID Start Pixel Register
2.11.19 HSYNC Stop Pixel Register
2.11.17 AVID Stop Pixel Register
2.11.18 HSYNC Start Pixel Register
2.11.20 VSYNC Start Line Register
2.11.22 VBLK Start Line Register
CTI Delay Register
2.11.21 VSYNC Stop Line Register
2.11.23 VBLK Stop Line Register
2.11.25
CTI Control Register
Sync Control Register
2.11.26
2.11.27 Output Formatter 1 Register
2.11.28 Output Formatter 2 Register
2.11.29 Output Formatter 3 Register
2.11.30 Output Formatter 4 Register
2.11.31 Output Formatter 5 Register
2.11.32 Output Formatter 6 Register
2.11.33 Clear Lost Lock Detect Register
2.11.34 Status 1 Register
Signal present
2.11.35 Status 2 Register
2.11.36 AGC Gain Status Register
Weak signal detection
Autoswitch
2.11.37 Video Standard Status Register
2.11.38 GPIO Input 1 Register
Video standard
2.11.39 GPIO Input 2 Register
AVID
2.11.40 AFE Coarse Gain for CH 1 Register
2.11.41 AFE Coarse Gain for CH 2 Register
2.11.42 AFE Coarse Gain for CH 3 Register
2.11.43 AFE Coarse Gain for CH 4 Register
2.11.44 AFE Fine Gain for Pb Register
2.11.45 AFE Fine Gain for YChroma Register
2.11.46 AFE Fine Gain for Pr Register
2.11.47 AFE Fine Gain for CVBSLuma Register
2.11.48 Field ID Control Register
656 version
2.11.49 F-bit and V-bit Control 1 Register
2.11.50 Back-End AGC Control Register
2.11.51 AGC Decrement Speed Control Register
2.11.52 ROM Version Register
2.11.53 AGC White Peak Processing Register
Lines per frame
2.11.54 F and V Bit Control Register
F and
F bit
2.11.56 Horizontal Shake Increment Register
2.11.58 AGC Increment Delay Register
2.11.55 VCR Trick Mode Control Register
2.11.57 AGC Increment Speed Register
2.11.61 Chip ID LSB Register
2.11.59 Analog Output Control 1 Register
2.11.60 Chip ID MSB Register
2.11.62 CPLL Speed Control Register
2.11.64 Vertical Line Count Register
2.11.65 AGC Decrement Delay Register
Status Request Register
2.11.63
2.11.66 VDP TTX Filter And Mask Registers
2.11.67 VDP TTX Filter Control Register
2.11.68 VDP FIFO Word Count Register
Figure 2−19. Teletext Filter Function
2.11.71 VDP FIFO Output Control Register
2.11.70 VDP FIFO Reset Register
2.11.69 VDP FIFO Interrupt Threshold Register
2.11.72 VDP Line Number Interrupt Register
2.11.75 VDP Line Stop Register
2.11.73 VDP Pixel Alignment Register
2.11.74 VDP Line Start Register
2.11.76 VDP Global Line Mode Register
2.11.80 VBUS Data Access With VBUS Address Increment Register
2.11.77 VDP Full Field Enable Register
2.11.79 VBUS Data Access With No VBUS Address Increment Register
2.11.78 VDP Full Field Mode Register
2.11.83 Interrupt Raw Status 0 Register
2.11.82 VBUS Address Access Register
2.11.81 FIFO Read Data Register
FIFO THRS
Macrovision status changed
2.11.84 Interrupt Raw Status 1 Register
2.11.85 Interrupt Status 0 Register
Standard changed
2.11.86 Interrupt Status 1 Register
2.11.87 Interrupt Mask 0 Register
2.11.88 Interrupt Mask 1 Register
2.11.89 Interrupt Clear 0 Register
2.11.90 Interrupt Clear 1 Register
2.12 VBUS Register Definitions
2.12.1 VDP Closed Caption Data Register
2.12.2 VDP WSS Data Register
2.12.5 VDP V-Chip TV Rating Block 2 Register
2.12.3 VDP VITC Data Register
2.12.4 VDP V-Chip TV Rating Block 1 Register
80 0530h
TV-G
2.12.6 VDP V-Chip TV Rating Block 3 Register
2.12.7 VDP V-CHIP MPAA Rating Data Register
TV-Y7
2.12.8 VDP General Line Mode and Line Address Register
2.12.9 VDP VPS/Gemstar Data Register
VPS Read only
Gemstar Read only
Interrupt Configuration Register
2.12.10 Analog Output Control 2 Register
2.12.11
3.1 Absolute Maximum Ratings†
Electrical Specifications
3.2.1 Crystal Specifications
3.2 Recommended Operating Conditions
3.3.2 Analog Processing and A/D Converters
3.3 Electrical Characteristics
3.3.1 DC Electrical Characteristics see Note
3.3.2.1 Fs = 30 MSPS for CH1, CH2
3.3.3.2 I2C Host Port Timing
3.3.3 Timing
3.3.3.1 Clocks, Video Data, Sync Timing
Figure 3−1. Clocks, Video Data, and Sync Timing
Electrical Specifications
TVP5147M1PFP
SLES140A-March
4.2.2 Recommended Settings
4 Example Register Settings
4.1.2 Recommended Settings
4.1 Example
Example
4.3.2 Recommended Settings
4.3.1
Assumptions
I2C register address 00h
Example Register Settings
TVP5147M1PFP
SLES140A-March
5 Application Information
5.1 Application Example
Figure 5−1. Example Application Circuit
5.2 Designing With PowerPADt Devices
PACKAGE OPTION ADDENDUM
PACKAGING INFORMATION
Page