Intel 31244 PCI-X manual Wiring Lengths for Single Slot, Segment Lower AD Bus Upper AD Bus

Page 52

Intel® 31244 PCI-X to Serial ATA Controller

PCI-X Layout Guidelines

7.4.3Connecting Intel® 31244 PCI-X to Serial ATA Controller to Single-Slot

Figure 17 shows one of the chipset PCI AD lines connected through W1 and W12 line segments, to a single-slot connector through W13 line segment, to the GD31244. This AD line is also used as an IDSEL line from line segment W14 to a 2K resistor through W15 to the PCI connector. The other end of the PCI connector IDSEL line connects through W16 to GD31244 IDSEL line input buffer. Table 22 shows the wiring lengths for a single slot design. This design layout wiring lengths should support PCI-X speeds. However, prelayout simulation is recommended.

.

Figure 17. Single-Slot Topology

W1 2 W11

1

10

Host

W12 12

11

W14 2K W15

W13

1314

Slot 1

W16

15 16

17

1819

 

 

 

 

 

 

A9126-01

 

 

 

 

 

 

 

 

Stublengths are represented by W#s

 

 

 

Table 22.

Wiring Lengths for Single Slot

 

 

 

 

 

 

 

 

 

 

 

Segment

Lower AD Bus

Upper AD Bus

Units

 

 

 

 

 

 

 

Minimum Length

Maximum Length

Minimum Length

Maximum Length

 

 

 

 

 

 

 

 

 

W1

2.0

8

2

7

inches

 

 

 

 

 

 

 

 

W12

0.1

0.5

0.1

0.5

inches

 

 

 

 

 

 

 

 

W13

0.75

1.5

1.75

2.75

inches

 

 

 

 

 

 

 

 

W14

0.1

Note

N/A

N/A

inches

 

 

 

 

 

 

 

 

W15

Note

0.6

N/A

N/A

inches

 

 

 

 

 

 

 

 

W16

1.125

1.125

N/A

N/A

inches

 

 

 

 

 

 

 

Note: W14, W15 and W16 represent the IDSEL line. W14 and W15 <= 0.8”.

52

Design Guide

Image 52
Contents Intel 31244 PCI-X to Serial ATA Controller Design GuideIntel 31244 PCI-X to Serial ATA Controller Contents Connecting Intel 31244 PCI-X to Serial ATA Controller Figures Wire Lengths For Multiple PCI-X Load Embedded TablesRevision History Date Revision # DescriptionThis page intentionally left blank About This Document Reference DocumentationTerminology and Definitions Reference DocumentsTerminology and Definition Sheet 2 Terminology and Definition Sheet 3 ISIThis page left intentionally blank Features OverviewPCI-X FifoApplications Quad Serial ATA Host Bus AdapterThis page left intentionally blank Intel 31244 PCI-X to Serial ATA Controller Package Packaging ConsiderationsSerial ATA Signals Pin Descriptions Signal Pin DescriptionsName Description PCI-X Bus Pin Descriptions Sheet 1 PCI-X Bus Pin Descriptions Sheet 2 Configuration Pin DescriptionsJtag Pin Descriptions 1 VA0, VA1 Vccpll Pin Requirements Power Supply Pin DescriptionsSerial ROM Interface Pin Descriptions Package/Marking Information Package Information 256-pin PbgaBall Map By Function Pbga Mapped By Pin FunctionThis page left intentionally blank Routing Guidelines General Routing GuidelinesCrosstalk Crosstalk Effects on Trace Distance and HeightEMI Considerations Power Distribution and Decoupling DecouplingDifferential Impedance Trace ImpedanceExample 1. Two-by-two Differential Impedance Matrix Intel 31244 PCI-X to Serial ATA Controller Serial ROM Interface Intel 31244 PCI-X to Serial ATA Controller Interface PortsJtag Interface PCI-X Interface Direct Port Access DPA Extended Voltage ModeNormal Voltage Mode Extended Voltage ModeSDO LED SDI SCS# Sclk SCK LED InterfaceLED LED0 LED1 Reference Clock Generation Load Capacitance 20 pF Shunt Capacitance 7 pFThis page left intentionally blank Printed Circuit Board PCB Methodology6 Conn Extended Voltage Mode Intel 31244 PCI-X to Serial ATA Controller HBA StackupBackplane Topologies Write Backplane TopologyRead Backplane Topology Motherboard Stackup for Backplane Designs Motherboard Stackup, MicrostripMotherboard Microstrip Parameters Variable Nominal mil Tolerance Min mil Max milMicrostrip Stackup Backplane Stripline Stackup Backplane Stripline StackupStripline Stackup Cable Specification Cable Interconnect With BackplaneBackplane Stackup, Microstrip Backplane Stackup, Offset StriplineThis page left intentionally blank PCI Voltage Levels PCI-X Layout GuidelinesPCI/X Voltage Levels PCI-X Clocking Modes PCI/X Clocking ModesGND PCI General Layout Guidelines Add-on Card Routing ParametersMinimum Maximum CLKProtection Circuitry for Add-in Cards PCI-X Layout Guidelines For Slot ConfigurationsPCI-X Slot Guidelines PCI Clock Layout Guidelines Wiring Lengths for Single Slot Segment Lower AD Bus Upper AD BusLower AD Bus Upper AD Bus Embedded PCI-X Design With Multiple Loads Cables and Connectors Serial ATA Signal DefinitionsCabling Serial ATA Direct ConnectCables and Connectors Serial ATA Host Connectors Serial ATA Cable Signal Connections Serial ATA CableVoltage Power Delivery This page left intentionally blank Interface Timing and SI Requirements Test MethodologyParameter Min Max Serial ATA Eye Diagram Timing RequirementExtended Voltage Mode Receiver Model Extended Voltage Mode ReceiverExtended Voltage Mode Driver Model Extended Mode DriverTerminations Pull-up/Pull-down Sheet 1 Terminations Pull-down/Pull-upsPull-up or Pull-down Comments Terminations Pull-up/Pull-down Sheet 2 Shows the block diagram of this customer reference board Features Probing PCI-X Signals Debug Connectors and Logic Analyzer Connectivity13Logic Analyzer Pod 1 Sheet 1 Logic Analyzer Pod 1 Sheet 2 Logic Analyzer PodIrdy PCI-X Signal Name Logic Analyzer Pod This page left intentionally blank Design for Manufacturing Design for Manufacturing Thermal Solutions Lead H-PBGA Package Thermal CharacteristicsThermal Recommendations Thermal ResistanceThis page left intentionally blank References Related DocumentsDesign References Design ReferencesElectronic Information Electronic InformationIntel 31244 PCI-X to Serial ATA Controller This page left intentionally blank