CY7C63310, CY7C638xx
SS
SCK (CPOL=0)
SCK (CPOL=1)
TMDO1
MOSI
MISO MSB
Figure 28-9. SPI Master Timing, CPHA = 0
(SS is under firmware control in SPI Master mode)
TSCKL
TSCKH
TMDO
MSB |
|
|
|
|
|
| LSB | |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LSB
TMSU TMHD
Figure 28-10. SPI Slave Timing, CPHA = 0
SS
TSSS
SCK (CPOL=0)
SCK (CPOL=1)
TSCKL
TSCKH
TSSH
MOSI MSB
TSSU TSHD
TSDO1
MISOMSB
LSB
TSDO
LSB
Document | Page 74 of 83 |
[+] Feedback