1. Manuals
  2. Brands
  3. Computer Equipment
  4. Server
  5. IBM
  6. Computer Equipment
  7. Server

IBM 10 SP1 EAL4 manual - page 5

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 246
Download on canonical page 246 pages, 2.94 Mb
5.1.5 Discretionary Access Control (DAC)..........................................................................................55
5.1.5.1 Permission bits.....................................................................................................................56
5.1.5.2 Access Control Lists ............................................................................................................57
5.1.6 Asynchronous I/O .......................................................................................................................60
5.1.7 I/O scheduler................................................................................................................................61
5.1.7.1 Deadline I/O scheduler.........................................................................................................61
5.1.7.2 Anticipatory I/O scheduler...................................................................................................62
5.1.7.3 Completely Fair Queuing scheduler.....................................................................................62
5.1.7.4 Noop I/O scheduler..............................................................................................................62
5.1.8 I/O interrupts................................................................................................................................63
5.1.8.1 Top halves............................................................................................................................63
5.1.8.2 Bottom halves......................................................................................................................63
5.1.8.3 Softirqs.................................................................................................................................63
5.1.8.4 Tasklets................................................................................................................................63
5.1.8.5 Work queue..........................................................................................................................64
5.1.9 Processor interrupts......................................................................................................................64
5.1.10 Machine check...........................................................................................................................64
5.2 Process control and management.........................................................................................................65
5.2.1 Data structures..............................................................................................................................66
5.2.2 Process creation and destruction...................................................................................................67
5.2.2.1 Control of child processes....................................................................................................68
5.2.2.2 DAC controls.......................................................................................................................68
5.2.2.3 execve()................................................................................................................................68
5.2.2.4 do_exit()...............................................................................................................................69
5.2.3 Process switch..............................................................................................................................69
5.2.4 Kernel threads..............................................................................................................................69
5.2.5 Scheduling....................................................................................................................................69
5.2.6 Kernel preemption........................................................................................................................71
5.3 Inter-process communication ..............................................................................................................72
5.3.1 Pipes.............................................................................................................................................73
5.3.1.1 Data structures and algorithms.............................................................................................74
5.3.2 First-In First-Out Named pipes....................................................................................................74
5.3.2.1 FIFO creation.......................................................................................................................75
5.3.2.2 FIFO open............................................................................................................................75
5.3.3 System V IPC...............................................................................................................................75
5.3.3.1 Common data structures.......................................................................................................76
5
MENU

Models

Contents