AMD List of Figures, AMD-8151TM AGP Tunnel Data Sheet, System block diagram, Ball designations

Models: 8151

1 45

Page 4

24888 Rev 3.03 - July 12, 2004		AMD-8151TMAGP Tunnel Data Sheet
	List of Figures
Figure 1: System block diagram		1
Figure 2:	Configuration space	14
Figure 3:	Ball designations	39
Figure 4: Package mechanical drawing		42
Figure 5:	NAND tree	43

Page 4

Image 4

AMD List of Figures, AMD-8151TM AGP Tunnel Data Sheet, System block diagram, Configuration space, Ball designations

Contents

Data Sheet Figure 1 System block diagram1.1Device Features 24888 Rev 3.03 - July24888 Rev 3.03 - July 2004 Advanced Micro Devices, IncTable of Contents List of Figures AMD-8151TM AGP Tunnel Data SheetFigure 1 System block diagram Configuration spaceList of Tables Case Temperature 3Signal Descriptions 3.1TerminologyAMD-8151BL C 24888 Rev 3.03 - July3.2Tunnel Link Signals 24888 Rev 3.03 - JulyAMD-8151TM AGP Tunnel Data Sheet 3.3AGP Signals24888 Rev 3.03 - July AMD-8151TM AGP Tunnel Data Sheet 24888 Rev 3.03 - July3.5 Power and Ground 3.4 Test and Miscellaneous Signals3.5.1Power Plane Sequencing 4.2Reset And Initialization 24888 Rev 3.03 - July4Functional Operation 4.1Overview 4.3Clocking24888 Rev 3.03 - July 4.4Tunnel Links4.4.1Link PHY 4.5AGP24888 Rev 3.03 - July AGP transactionLink transaction 4.5.2Various BehaviorsFigure 2 Configuration space 5.1.1Configuration Space24888 Rev 3.03 - July 5Registers 5.1Register OverviewTable 3 Configuration spaces 5.2AGP Device Configuration RegistersTable 4 Memory mapped address spaces Table 5 Register attributesAGP Device Status And Command Register DevABits Description24888 Rev 3.03 - July DevABits DescriptionAMD-8151TM AGP Tunnel Data Sheet AGP Miscellaneous Control RegisterDevA Bits24888 Rev 3.03 - July AGP PHY Control RegisterDevA DescriptionAGP PHY Skew Control Register DevABits Description24888 Rev 3.03 - July AGP Most Recent Request RegisterDevA BitsAGP Command Register 24888 Rev 3.03 - JulyBits DescriptionAGP Control Register BitsDescription AGP Aperture Size RegisterLink Command Register BitsDescription GARTHI GART base address register highLink Configuration And Control Register 24888 Rev 3.03 - JulyBits Description24888 Rev 3.03 - July 24888 Rev 3.03 - July Link Frequency Capability 0 RegisterDevA 0xCC Bits24888 Rev 3.03 - July Link PHY Compensation Control RegistersDevA 0xE8, E4, E0 BitsClock Control Register Bits Description5.3AGP Bridge Configuration Registers AGP Bridge Status And Command Register24888 Rev 3.03 - July AGP Bridge Vendor And Device ID RegisterDevB BitsDescription AGP Bridge Memory Base-LimitRegisters24888 Rev 3.03 - July BitsDescription BitsAMD-8151TM AGP Tunnel Data Sheet BitsDescription BitsTable 6 Absolute maximum ratings Table 7 Operating ranges24888 Rev 3.03 - July 6Electrical Data 6.1Absolute Ratings6.3DC Characteristics Table 8 Current and power consumption24888 Rev 3.03 - July Input low voltage Table 12 AC data for clocks 6.4AC Characteristics24888 Rev 3.03 - July 24888 Rev 3.03 - July AMD-8151TM AGP Tunnel Data SheetA PCLK to transmit strobe first strobe edge AMD-8151TM AGP Tunnel Data Sheet Figure 3 Ball designations24888 Rev 3.03 - July 7Ball DesignationsAMD-8151TM AGP Tunnel Data Sheet Signal nameSignal name Signal nameAMD-8151TM AGP Tunnel Data Sheet SignalSignal Signal8Package Specification AMD-8151TM AGP Tunnel Data SheetFigure 4 Package mechanical drawing 24888 Rev 3.03 - July24888 Rev 3.03 - July 9TestMode TESTAMD-8151TM AGP Tunnel Data Sheet NAND tree 2 output signal is STRAPL424888 Rev 3.03 - July 10 Appendix 10.1 Revision History Revision 24888 Rev 3.03 - JulyRevision

List of Figures

Figure 1: System block diagram

Configuration space

Ball designations

Figure 4: Package mechanical drawing

NAND tree