Manuals / Motorola / Computer Equipment / Personal Computer

Motorola MVME2600 manual FCC Compliance

Models: MVME2600

1 198

Download 198 pages 29.85 Kb

Page 171

FCC Compliance	A

FCC Compliance

The MVME2603/2604 single board computer was tested in an

FCC-compliant chassis and meets the requirements for Class A equipment.

FCC compliance was achieved under the following conditions:

❏Shielded cables on all external I/O ports.

❏Cable shields connected to earth ground via metal shell connectors bonded to a conductive module front panel.

❏Conductive chassis rails connected to earth ground. This provides the path for connecting shields to earth ground.

❏Front panel screws properly tightened.

For minimum RF emissions, it is essential that the conditions above be implemented. Failure to do so could compromise the FCC compliance of the equipment containing the module.

http://www.motorola.com/computer/literature

A-3

Image 171

Motorola MVME2600 manual FCC Compliance

Contents

Installation and Use Page Safety Summary Flammability CE Notice European Community Limited and Restricted Rights Legend Contents Chapter Connector Pin Assignments Appendix a Appendix D Related Documentation Page List of Figures Page List of Tables Xvi Model Number Description About This ManualSummary of Changes Overview of ContentsComments and Suggestions Bold Conventions Used in This ManualIntroduction Hardware Preparation and InstallationMVME2603/2604 Base Board Block Diagram Overview of Startup Procedure Equipment RequiredStartup Overview What you need to do Refer to Connector Pin AssignmentsUnpacking Instructions Hardware ConfigurationMVME2603/2604 Base Board Preparation Flash Bank Selection J10 Cache Mode Control J3Serial Port 4 Receive Clock Configuration J16 MVME2603/2604 Switches, Headers, Connectors, Fuses, LEDs Serial Port 4 Transmit Clock Configuration J17 Serial Port 4 Transmit Clock Receiver Buffer Control J20 Serial Port 3 Transmit Clock Configuration J18 System Controller Selection J22 Remote Status and Control MVME712M Transition Module PreparationMVME712M Transition Module Preparation Literature1-16Computer GroupCenter OnnectorCLocationsFigure 1-3. MVME712Mand HeaderMVME712M Port/Jumper Correspondence Serial Ports 1-4 DCE/DTE ConfigurationSerial Port 4 Clock Configuration Serial Port Board Panel Connector Jumper HeaderMVME712M Serial Port 1 DCE/DTE Configuration MVME712M Serial Port 2 DCE/DTE Configuration MVME712M Serial Port 3 DCE Configuration MVME712M Serial Port 3 DTE Configuration MVME712M Serial Port 4 DCE Configuration 10. MVME712M Serial Port 4 DTE Configuration P2 Adapter Preparation 11. MVME712M P2 Adapter Component PlacementMVME761 Transition Module Preparation 12. MVME761 Connector and Header Locations Synchronous Board Configuration of Serial Ports 3Port Connector Header J12 Serial Ports 1J2J2 13. MVME761 Serial Ports 1 and 2 DCE Only 14. MVME761 Serial Ports 3 and 4 DCE Configuration 15. MVME761 Serial Ports 3 and 4 DTE Configuration P2 Adapter Preparation Three-Row P2 Adapter Preparation Five-Row 16. MVME761 P2 Adapter Three-Row Component Placement17. MVME761 P2 Adapter Five-Row Component Placement RAM200 Memory Mezzanine Installation Hardware InstallationHardware Preparation and Installation 18. RAM200 Placement on MVME2603/2604 PMC Module InstallationHardware Preparation and Installation 19. PMC Module Placement on MVME2603/2604 PMC Carrier Board Installation 20. PMC Carrier Board Placement on MVME2603/2604 MVME2603/2604 VME Module Installation Hardware Installation MVME712M Transition Module Installation Hardware Installation Hardware Preparation and Installation 21. MVME712M/MVME2603/2604 Cable Connections MVME761 Transition Module Installation 22. MVME761/MVME2603/2604 Cable Connections System Considerations MVME2603/2604 VME Module Hardware Preparation and Installation System Considerations Page Operating Instructions Applying PowerPPCBug System Startup Abort Switch S1 Reset Switch S2Applying Power Front Panel Indicators DS1 DS6 Processor Memory Map Memory MapsDefault Processor Memory Map Processor Default View of the Memory MapProcessor Address Size Definition Start End VMEbus Memory Map PCI Local Bus Memory MapProgramming Considerations VMEbus Master Mapping PCI Arbitration PCI Arbitration AssignmentsPCI Bus Request PCI Masters Programming Considerations Interrupt HandlingMVME2603/MVME2604 Interrupt Architecture Controller DMA Assignment Priority Label Sources of ResetDMA Channels IBC DMA Channel AssignmentsAsic Classes of Reset and EffectivenessEndian Issues Processor/Memory DomainPCI Domain VMEbus Domain PCI and ScsiECC Dram FeaturesMVME2603/2604 Features Feature DescriptionScsi I/O VME I/OGeneral Description MVME2603/2604 Block Diagram Block DiagramScsi Termination Scsi InterfaceEthernet Interface Mezzanine Type PMC ConnectorsSignaling Voltage PCI Mezzanine InterfaceISA Super I/O Device Isasio VMEbus InterfaceParallel Port Asynchronous Serial PortsPCI-ISA Bridge PIB Controller Disk Drive ControllerKeyboard and Mouse Interface Real-Time Clock/NVRAM/Timer Function Interval Timers Programmable TimersSerial Communications Interface Bit TimersSD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 Base Module Feature RegisterBase Module Feature Register Offset $0802 Z8536 CIO DeviceP2 Multiplexing Sequence P2 Signal MultiplexingRI2 RLB4 DCD4 Idreq ∗ TM4/MID2 DTR1 RI4 DTR2 RI1DSR1 DCD1Front Panel Indicators DS1 DS6 Fuse Voltage Polyswitches Resettable FusesPower Fuse AssignmentsPM603/604 Processor Speaker ControlFlash Memory RAM200 Memory ModuleMVME712M Transition Module Serial Interface Modules MVME761 Transition ModuleModel Module Number Type SIM Type IdentificationPage MVME2603/2604 Connectors Connector Pin AssignmentsConnector Pin Assignments Common Connectors LED Mezzanine Connector J1LED Mezzanine Connector GND Debug Connector J2Debug Connector PA0 PA1PDPAR6 PDPAR7 PDPAR0 PDPAR1PDPAR2 PDPAR3 PDPAR4 PDPAR5TT3 TC0 TT0 TSIZ0TT1 TSIZ1 TT2 TSIZ2Floppy/LED Connector Floppy/LED Connector J4PCI Expansion Connector PCI Expansion Connector J5PAR Trst ∗ PMC2P ∗ PMC2GNT ∗ PMC2REQ ∗Lock ∗ Sdone Devsel ∗ GND Trdy ∗ Irdy ∗PAR64 Keyboard and Mouse Connectors J6, J8 Keyboard ConnectorMouse Connector Dram Mezzanine Connector J7 Dram Mezzanine ConnectorAras ∗ Acas ∗ RDL60 RDL61 RDL6 RDL7 RDL8 RDL9 RDL10 RDL11 RDL12RDL56 RDL57 RDL58 RDL59RDU0 RDU1 CDL2 CDL3CDL4 CDL5 CDL6 CDL7PCI Mezzanine Card Connectors PCI Mezzanine Card ConnectorJ11 J12 J13 J14 GND PMCIO18 PMCIO19 GND PMCIO12 PMCIO13PMCIO14 PMCIO15 PMCIO16 PMCIO17VMEbus Connector P1 VMEbus Connector P1Row Z Row a Row B Row C Row D VMEbus Connector P2 10. VMEbus Connector P2 MVME712M I/O ModeMVME712M-Compatible Versions PMCIO8 GND PMCIO4 GNDPMCIO6 GND SDBP0Termpwr GND ATN ∗ BSY ∗ ACK ∗ RST ∗ MSG ∗ SEL ∗ REQ ∗ Scsi Connector11. Scsi Connector MVME712M GND DBP ∗12. Serial Connections-MVME712M Ports Serial PortsGND Prbsy Prpe Prsel Inprime ∗ Parallel Connector13. Parallel I/O Connector MVME712M Prstb ∗ GND PRD0 PRD1 PRD2 PRD3 PRD4 PRD5 PRD6 PRD714. Ethernet AUI Connector MVME712M Ethernet AUI Connector15. VMEbus Connector P2 MVME761 I/O Mode MVME761-Compatible VersionsPMCIO16 16. Serial Connections-Ports 1 and 2 MVME761 17. Serial Connections-Ports 3 and 4 MVME761 Serial Ports 318. Parallel I/O Connector MVME761 Prbsy GND PrselGND Prpe PRD0 PRD1 PRD2 PRD3 PRD4 PRD5 PRD6 PRD7 19. Ethernet 10BaseT/100BaseTX Connector MVME761 Ethernet 10BaseT/100BaseTX ConnectorPage Overview PPCBugPPCBug Implementation Memory RequirementsUsing the Debugger Debugger Commands Debugger CommandsCommand Description Forkwr GevbootENV ForkMD, MDS PbootReset MAWSYM RUNSET SromDiagnostic Tests Diagnostic Test GroupsTest Set Description Applicability Cnfg and ENV Commands Cnfg Configure Board Information Block ENV Set Environment Configuring the PPCBug ParametersRemote Start Method Switch G/M/B/N = B? Wide Scsi 16-bit bus Narrow Scsi 8-bit bus. Default Nvram Bootlist GEV.fw-boot-path Boot Enable Y/N = N? Default = $00 Auto Boot Abort Delay = 7? ROM Boot Direct Ending Address = FFFFFFFC? Default Starting Address is $00000000 ROM Next Access Length 0 15 = 0? Configuring the VMEbus Interface PCI Slave Image 0 Bound Address Register = 00000000? PCI Slave Image 3 Control = C0400000? VMEbus Slave Image 1 Base Address Register = 00000000? VMEbus Slave Image 3 Translation Offset = 00000000? Specifications Table A-1. MVME2603/2604 SpecificationsCharacteristics Specifications Cooling Requirements FCC Compliance Page Synchronous Serial Ports Asynchronous Serial PortsEIA-232-D Connections Pin Signal Signal Name and Description Number Mnemonic Table B-1. EIA-232-D Interconnect SignalsBSY Interface Characteristics Table B-2. EIA-232-D Interface Transmitter CharacteristicsTable B-3. EIA-232-D Interface Receiver Characteristics EIA-530 Connections Table B-4. MVME761 EIA-530 Interconnect SignalsEIA-530 Connections Table B-5. EIA-530 Interface Transmitter Characteristics Proper Grounding Table B-6. EIA-530 Interface Receiver CharacteristicsPage Table C-1. Troubleshooting MVME2603/2604 Boards CTroubleshooting CPU Boards Solving Startup ProblemsTroubleshooting CPU Boards Solving Startup Problems Introduction Troubleshooting Procedure Complete Document Title Publication Number Motorola Computer Group DocumentsDocument Title and Source Publication Number Manufacturers’ DocumentsMPC2604GA MPCFPE/ADCA91C042 Related Specifications ANSI/IEEEIEC 821 BUS Isbn MPR-PPC-RPU-02TIA/EIA-232 Member countriesPage Index Dram Romnal Scsi PCI bus 2-4,2-7,3-3,3-7,3-11,3-1710,2-14,2-16,3-8,3-17 uppercase