Texas Instruments TMS320C6712D EMU1B9 EMU0D9 IPU, Bootmode, BOOTMODE1 C19 BOOTMODE0 C20 IPD

Models: TMS320C6712D

1 102
Download 102 pages 54.97 Kb
Page 25
Image 25

 

 

 

 

SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005

 

 

 

 

 

 

 

 

 

 

 

Terminal Functions (Continued)

 

 

 

 

 

 

 

 

PIN

 

 

 

 

SIGNAL

NO.

TYPE

IPD/

DESCRIPTION

 

 

 

NAME

GDP/

IPU

 

 

 

 

 

ZDP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

JTAG EMULATION (CONTINUED)

 

EMU1B9

EMU0D9

I/O/Z

IPU

Emulation [1:0] pins.

Select the device functional mode of operation

EMU[1:0]

Operation

00

Boundary Scan/Functional Mode (see Note)

01

Reserved

10Reserved

11Emulation/Functional Mode [default] (see the IEEE 1149.1 JTAG Compatibility Statement section of this data sheet)

The DSP can be placed in Functional mode when the EMU[1:0] pins are configured for either Boundary Scan or Emulation.

Note: When the EMU[1:0] pins are configured for Boundary Scan mode, the internal pulldown (IPD) on the TRST signal must not be opposed in order to operate in Functional mode.

For the Boundary Scan mode drive EMU[1:0] and RESET pins low.

BOOTMODE

Note: If a configuration pin must be routed out from the device, the internal pullup/pulldown (IPU/IPD) resistor should not be relied upon; TI recommends the use of an external pullup/pulldown resistor.

BOOTMODE1 C19

BOOTMODE0 C20

I

IPD

Bootmode[1:0]

00 – Emulation boot

01− CE1 width 8-bit, asynchronous external ROM boot with default timings (default mode)

10− CE1 width 16-bit, asynchronous external ROM boot with default timings

11− Reserved, do not use

LITTLE/BIG ENDIAN FORMAT

Note: If a configuration pin must be routed out from the device, the internal pullup/pulldown (IPU/IPD) resistor should not be relied upon; TI recommends the use of an external pullup/pulldown resistor.

 

 

 

 

 

 

Device Endian mode

 

LENDIAN

B17

I

IPU

0

System operates in Big Endian mode.

 

 

 

The EMIFBE pin must be pulled low.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

System operates in Little Endian mode.

 

 

 

 

 

 

 

 

 

 

 

 

 

EMIF Big Endian mode correctness

 

 

 

 

 

 

 

 

(EMIFBE)

 

 

 

 

 

 

 

When Big Endian mode is selected (LENDIAN = 0), for proper device

 

EMIFBE

 

C15

I

IPU

operation the EMIFBE pin must be externally pulled low.

For more detailed information on the Big Endian mode correctness, see the EMIF Big Endian

Mode Correctness portion of this data sheet.

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal (PLL Filter)

IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 kand 2.0 k, respectively.]

POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443

25

Page 25
Image 25
Texas Instruments TMS320C6712D EMU1B9 EMU0D9 IPU, Bootmode, BOOTMODE1 C19 BOOTMODE0 C20 IPD, LITTLE/BIG Endian Format

TMS320C6712D specifications

The Texas Instruments TMS320C6712D is a high-performance, fixed-point digital signal processor (DSP) that belongs to the TMS320C6000 family, well known for its advanced processing capabilities tailored for demanding signal processing applications. Launched in the early 2000s, the C6712D combines high computational power with a rich set of features, making it suitable for a variety of applications such as telecommunications, audio processing, and industrial control systems.

One of the standout characteristics of the TMS320C6712D is its architecture, which is based on a highly efficient VLIW (Very Long Instruction Word) design. This architecture allows the processor to execute multiple instructions in a single clock cycle, significantly increasing performance. The device operates at clock speeds of up to 150 MHz, providing substantial computational throughput that can handle complex algorithms and real-time processing tasks.

Another key feature of the TMS320C6712D is its 32-bit fixed-point processing capabilities, which allows it to perform difficult mathematical computations efficiently. With an instruction set optimized for DSP applications, the processor includes specialized instructions for multiplying and accumulating operations, as well as support for advanced filtering and generation of audio signals.

The C6712D offers an extensive memory architecture, supporting up to 128 MB of external memory via a 32-bit data bus. It features on-chip SRAM, which provides fast access to data and program storage, enhancing the system's overall performance. Additionally, the device includes a powerful set of peripherals, such as dual asynchronous serial ports (UART), I2C interfaces, and DSP-specific interfaces that facilitate connectivity with other components and systems.

Power consumption is another vital aspect of the TMS320C6712D. It incorporates technologies allowing for low-power operation, which is essential for portable and battery-operated devices. The capability to operate in various power modes helps optimize performance while minimizing energy usage.

In conclusion, the Texas Instruments TMS320C6712D is a versatile and powerful DSP that excels in high-performance applications. Its VLIW architecture, fixed-point processing capabilities, extensive memory options, and low power consumption make it an ideal choice for engineers looking to implement complex signal processing tasks efficiently. Whether used in telecommunications, audio processing, or industrial applications, the C6712D remains a reliable and capable solution in the digital signal processing landscape.