SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005

PLL and PLL controller (continued)

PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 Registers

(0x01B7 C114, 0x01B7 C118, 0x01B7 C11C, and 0x01B7 C120, respectively)

31

 

28

27

24

23

 

20

19

 

 

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

 

 

 

 

15

14

12

 

8

 

5

4

 

2

1

0

11

7

3

 

 

 

 

 

 

 

 

 

 

 

 

DxEN

 

 

 

Reserved

 

 

 

 

PLLDIVx

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R/W−1

 

 

 

R−0

 

 

 

 

R/W−x xxxx

 

 

Legend: R = Read only, R/W = Read/Write; -n = value after reset

Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1 (0 0000), /1 (0 0000), /2 (0 0001), and /2 (0 0001), respectively.

CAUTION:

D1 and D2 should never be disabled. D3 should only be disabled if ECLKIN is used.

Table 30. PLL Wrapper Divider x Registers (Prescaler Divider D0 and Post-Scaler Dividers D1,

D2, and D3)

BIT #

NAME

 

 

DESCRIPTION

31:16

Reserved

Reserved. Read-only, writes have no effect.

 

 

 

 

 

Divider Dx Enable (where x denotes 0 through 3).

 

 

0

Divider x Disabled. No clock output.

15

DxEN

1

Divider x Enabled (default).

 

 

These divider-enable bits are device-specific and must be set to 1 to enable.

14:5

Reserved

Reserved. Read-only, writes have no effect.

 

 

 

 

 

PLL Divider Ratio [Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1, /1,

 

 

/2, and /2, respectively].

 

 

 

 

 

00000

=

/1

10000

=

/17

 

 

00001

=

/2

10001

=

/18

 

 

00010

=

/3

10010

=

/19

 

 

00011

=

/4

10011

=

/20

 

 

00100

=

/5

10100

=

/21

 

 

00101

=

/6

10101

=

/22

4:0

PLLDIVx

00110

=

/7

10110

=

/23

00111

=

/8

10111

=

/24

 

 

 

 

01000

=

/9

11000

=

/25

 

 

01001

=

/10

11001

=

/26

 

 

01010

=

/11

11010

=

/27

 

 

01011

=

/12

11011

=

/28

 

 

01100

=

/13

11100

=

/29

 

 

01101

=

/14

11101

=

/30

 

 

01110

=

/15

11110

=

/31

 

 

01111

=

/16

11111

=

/32

Note that SYSCLK2 must run at half the rate of SYSCLK1. Therefore, the divider ratio of D2 must be two times slower than D1. For example, if D1 is set to /2, then D2 must be set to /4.

POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443

51

Page 51
Image 51
Texas Instruments TMS320C6712D warranty DxEN

TMS320C6712D specifications

The Texas Instruments TMS320C6712D is a high-performance, fixed-point digital signal processor (DSP) that belongs to the TMS320C6000 family, well known for its advanced processing capabilities tailored for demanding signal processing applications. Launched in the early 2000s, the C6712D combines high computational power with a rich set of features, making it suitable for a variety of applications such as telecommunications, audio processing, and industrial control systems.

One of the standout characteristics of the TMS320C6712D is its architecture, which is based on a highly efficient VLIW (Very Long Instruction Word) design. This architecture allows the processor to execute multiple instructions in a single clock cycle, significantly increasing performance. The device operates at clock speeds of up to 150 MHz, providing substantial computational throughput that can handle complex algorithms and real-time processing tasks.

Another key feature of the TMS320C6712D is its 32-bit fixed-point processing capabilities, which allows it to perform difficult mathematical computations efficiently. With an instruction set optimized for DSP applications, the processor includes specialized instructions for multiplying and accumulating operations, as well as support for advanced filtering and generation of audio signals.

The C6712D offers an extensive memory architecture, supporting up to 128 MB of external memory via a 32-bit data bus. It features on-chip SRAM, which provides fast access to data and program storage, enhancing the system's overall performance. Additionally, the device includes a powerful set of peripherals, such as dual asynchronous serial ports (UART), I2C interfaces, and DSP-specific interfaces that facilitate connectivity with other components and systems.

Power consumption is another vital aspect of the TMS320C6712D. It incorporates technologies allowing for low-power operation, which is essential for portable and battery-operated devices. The capability to operate in various power modes helps optimize performance while minimizing energy usage.

In conclusion, the Texas Instruments TMS320C6712D is a versatile and powerful DSP that excels in high-performance applications. Its VLIW architecture, fixed-point processing capabilities, extensive memory options, and low power consumption make it an ideal choice for engineers looking to implement complex signal processing tasks efficiently. Whether used in telecommunications, audio processing, or industrial applications, the C6712D remains a reliable and capable solution in the digital signal processing landscape.