Manuals / Texas Instruments / Computer Equipment / Computer Drive

Texas Instruments TMS320F20x/F24x DSP manual Preliminary

Models: TMS320F20x/F24x DSP

1 108

Page 52

PRELIMINARY

3-18	PRELIMINARY

Page 52

Image 52

Texas Instruments TMS320F20x/F24x DSP manual Preliminary

Contents

Literature Number SPRU282 September TMS320F20x/F24x DSP Embedded Flash Memory Technical ReferencePrinted on Recycled Paper IMPORTANT NOTICE How to Use This Manual Read This FirstPRELIMINARY About This ManualPRELIMINARY Notational ConventionsPRELIMINARY This document uses the following conventionsPRELIMINARY Related Documentation From Texas InstrumentsPRELIMINARY PRELIMINARY TMS320C2xx C Source Debugger Users Guide literature number SPRU151 tells you how to invoke the C2xx emulator and simulator ver- sions of the C source debugger interface. This book discusses various aspects of the debugger interface, including window management, com- mand entry, code execution, data management, and breakpoints. It also includes a tutorial that introduces basic debugger functionalityPRELIMINARY If You Need Assistance World-Wide Web SitesNorth America, South America, Central America Europe, Middle East, AfricaPRELIMINARY PRELIMINARY1 Introduction Contents2 Flash Operations and Control Registers A.1.1 Header File for Constants and Variables, SVAR20.H . . . . . . . . . . . . . . . . . . . . . A2 A.1.2 Clear Algorithm, SCLR20.ASM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A5 A.1.3 Erase Algorithm, SERA20.ASM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A10 A.1.4 Flash-Write Algorithm, SFLW20.ASM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A15 A.1.5 Programming Algorithm, SPGM20.ASM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A19 A.1.6 Subroutines Used By All Four Algorithms, SUTILS20.ASM . . . . . . . . . . . . . . . A25 Figures Tables 2±1 Operations that Modify the Contents of the Flash Array1±1 TMS320 Devices With On-Chip Flash EEPROM 2±2 Flash Module Control RegistersIntroduction ChapterPage TopicPRELIMINARY 1.1 Basic Concepts of Flash Memory TechnologyPRELIMINARY 1.2 TMS320F20x/F24x Flash Module Table 1±1. TMS320 Devices With On-Chip Flash EEPROMPRELIMINARY PRELIMINARYFigure 1±1. TMS320F20x/F24x Program Space Memory Maps PRELIMINARYPRELIMINARY TMS320F20x/F24x Flash ModulePRELIMINARY 1.3 Benefits of Embedded Flash Memory in a DSP SystemPRELIMINARY PRELIMINARY PRELIMINARYTopic PageFlash Operations and Control Registers ChapterPRELIMINARY 2.1 Operations that Modify the Contents of the F20x/F24x Flash ArrayPRELIMINARY PRELIMINARY This procedure is discussed in complete detail in ChapterPRELIMINARY Table 2±1. Operations that Modify the Contents of the Flash Array Figure 2±1. Flash Memory Logic Levels During Programming and ErasingOperations that Modify the Contents of the F20x/F24x Flash Array PRELIMINARYPRELIMINARY 2.2 Accessing the Flash ModulePRELIMINARY Figure 2±2. Memory Maps in Register and Array Access Modes 2.2.1 TMS320F206 Flash Access-Control RegisterPRELIMINARY PRELIMINARYPRELIMINARY 2.2.2 TMS320F24x Flash Access-Control RegisterPRELIMINARY 2.3 Flash Module Control Registers Table 2±2. Flash Module Control Registers2.3.1 Segment Control Register SEGCTR Figure 2±3. Segment Control Register SEGCTRTable 2±3. Segment Control Register Field Descriptions PRELIMINARYPRELIMINARY Flash Module Control RegistersTable 2±4. Flash Array Segments Summary 2.3.2 Flash Test Register TST2.3.3 Write Address Register WADRS PRELIMINARYPRELIMINARY 2.3.4 Write Data Register WDATAPRELIMINARY PRELIMINARY 2.4 Read ModesPRELIMINARY PRELIMINARY 2.5 Program OperationPRELIMINARY 2.6 Erase Operation PRELIMINARYPRELIMINARY Erase OperationPRELIMINARY 2.7 Recovering From Over-Erasure Flash-Write OperationPRELIMINARY 2.8 Reading From the Flash Array 2.9 Protecting the ArrayPRELIMINARY PRELIMINARYAlgorithm Implementations and Software Considerations ChapterPRELIMINARY PRELIMINARY3.1 How the Algorithms Fit Into the Program-Erase-Reprogram Flow PRELIMINARYPRELIMINARY How the Algorithms Fit Into the Program-Erase-Reprogram FlowFigure 3±1. Algorithms in the Overall Flow PRELIMINARYPRELIMINARY How the Algorithms Fit Into the Program-Erase-Reprogram Flow3.2 Programming or Clear Algorithm Figure 3±2. The Programming Algorithm in the Overall FlowPRELIMINARY PRELIMINARYPRELIMINARY The main feature of the program/clear algorithm is the concept of program- ming an entire row of bits in a group. The F20x/F24x flash array is organized in rows of 32 words. That is, addresses 0000h through 001Fh are physically located on the same row of the flash memory array. The array is designed so that there is a dependence between the charge levels on adjacent even±odd addresses during programming. Programming the bits of an odd address re- duces the charge margin of the programmed bits the 0s in the preceding ad- jacent even address within the row. Similarly, programming the bits of an even address reduces the charge margin of the programmed bits in the next adjacent odd address within the row. Because of this dependence, if each address is programmed individually, the charge levels among programmed bits is not uniform. The programming algorithm improves the uniformity of charge levels on programmed bits by programming all of the words of a row in a group. For example, the contents of address 0000h is compared with the data to be programmed and one program pulse is applied if necessary. The same procedure is performed on addresses 0001h through 001Fh. The proce- dure repeats starting at address 0000h until no more program pulses are re- quired for any address in the row. The number of iterations of this loop equals the maximum number of program pulses required to program the bits in the rowPRELIMINARY Figure 3±3. Programming or Clear Algorithm Flow PRELIMINARYPRELIMINARY Programming or Clear AlgorithmPRELIMINARY Power up the VCCP pinPRELIMINARY PRELIMINARY PRELIMINARYProgramming or Clear Algorithm PRELIMINARY Before each program pulse is applied, a read of the byte is performed to deter- mine which bits have reached the programmed level. Any bits that have reached the programmed level are masked set to 1 in the WDATA register. This method of programming provides uniform charge levels among pro- grammed bits, whereas using a single, long program pulse could result in some bits having much more charge than others. The uniformity of charge lev- els among bits has the primary effect of reducing programming time and the secondary effect of reducing the time for a subsequent erase operation. To as- sure that the bits are programmed with enough margin, the reads associated with programming use the VER0 read modePRELIMINARY 3.3 Erase Algorithm Figure 3±4. Erase Algorithm in the Overall FlowPRELIMINARY PRELIMINARYPRELIMINARY Table 3±2. Steps for Applying One Erase PulsePRELIMINARY PRELIMINARY 4 The actual address is restoredPRELIMINARY Figure 3±5. Erase Algorithm Flow PRELIMINARYPRELIMINARY Erase Algorithm3.4 Flash-Write Algorithm Figure 3±6. Flash-Write Algorithm in the Overall FlowPRELIMINARY PRELIMINARYPRELIMINARY Table 3±3. Steps for Applying One Flash-Write PulsePRELIMINARY Figure 3±7. Flash-Write Algorithm Flow PRELIMINARYPRELIMINARY Flash-Write AlgorithmPRELIMINARY The CPU frequency range for the application is an important consideration for the depletion test, as well as for the program and erase operations. Because of the actual implementation of the flash memory circuitry, a bit in depletion mode is most easily detected at low frequency. Accordingly, if the application requires a variable CPU clock rate, the depletion test should be performed at the lowest frequency in the range. Only the read portion of the depletion test must be performed at the lower frequency, because it is the read that is used to detect depletion. The effective duration of the read operation can be ex- tended by sequentially executing multiple reads on the same location. Be- cause the same address is selected the entire time and internal control signals are maintained between reads, the final read is equivalent to a slow read. For example, if the DSP core is executing the programming algorithm at a CLKOUT rate of 20 MHz 50 ns, sequentially reading a location three times is equivalent to reading it once at 6.67 MHz 150 ns. The erase and flash-write algorithm implementations given in Appendix A use three reads to check for depletionPRELIMINARY PRELIMINARY PRELIMINARYAssembly Source Listings and Program Examples AppendixAppendixAAPRELIMINARY PRELIMINARYA.1 Assembly Source for Algorithms A.1.1 Header File for Constants and Variables, SVAR20.HPRELIMINARY PRELIMINARYAssembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYPRELIMINARY Assembly Source for AlgorithmsPRELIMINARY PRELIMINARY A.1.2 Clear Algorithm, SCLR20.ASMPRELIMINARY PRELIMINARY Assembly Source for AlgorithmsPRELIMINARY Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYPRELIMINARY Assembly Source for AlgorithmsPRELIMINARY Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYA.1.3 Erase Algorithm, SERA20.ASM PRELIMINARYPRELIMINARY A-10Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYAssembly Source for Algorithms PRELIMINARYPRELIMINARY A-12Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYAssembly Source for Algorithms PRELIMINARYPRELIMINARY A-14PRELIMINARY A.1.4 Flash-Write Algorithm, SFLW20.ASMPRELIMINARY Assembly Source for Algorithms PRELIMINARYPRELIMINARY A-16Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYAssembly Source for Algorithms PRELIMINARYPRELIMINARY A-18PRELIMINARY A.1.5 Programming Algorithm, SPGM20.ASMPRELIMINARY Assembly Source for Algorithms PRELIMINARYPRELIMINARY A-20Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYAssembly Source for Algorithms PRELIMINARYPRELIMINARY A-22Assembly Source for Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYAssembly Source for Algorithms PRELIMINARYPRELIMINARY A-24A.1.6 Subroutines Used By All Four Algorithms, SUTILS20.ASM Assembly Source for AlgorithmsAssembly Source Listings and Program Examples PRELIMINARYAssembly Source for Algorithms PRELIMINARYPRELIMINARY A-26A.2 C-Callable Interface to Flash Algorithms Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYPRELIMINARY PRELIMINARYC-Callable Interface to Flash Algorithms A-28Assembly Source Listings and Program Examples PRELIMINARYPRELIMINARY C-Callable Interface to Flash AlgorithmsPRELIMINARY PRELIMINARYC-Callable Interface to Flash Algorithms A-30Assembly Source Listings and Program Examples PRELIMINARYPRELIMINARY C-Callable Interface to Flash AlgorithmsA.3 Sample Assembly Code to Erase and Reprogram the TMS320F206 A.3.1 Assembly Code for TMS320F206PRELIMINARY PRELIMINARYPRELIMINARY PRELIMINARYPRELIMINARY PRELIMINARYA-34 Sample Assembly Code to Erase and Reprogram the TMS320F206 Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYSample Assembly Code to Erase and Reprogram the TMS320F206 PRELIMINARYPRELIMINARY A-36PRELIMINARY A.4 Sample C Code to Erase and Reprogram the TMS320F206PRELIMINARY A.4.2 Linker Command File for TMS320F206 Sample C Code PRELIMINARYPRELIMINARY Sample C Code to Erase and Reprogram the TMS320F206Assembly Source Listings and Program Examples PRELIMINARYPRELIMINARY Sample C Code to Erase and Reprogram the TMS320F206A.5 Sample Assembly Code to Erase and Reprogram the TMS320F240 A.5.1 Assembly Code for TMS320F240PRELIMINARY PRELIMINARYSample Assembly Code to Erase and Reprogram the TMS320F240 Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYSample Assembly Code to Erase and Reprogram the TMS320F240 PRELIMINARYPRELIMINARY A-42Sample Assembly Code to Erase and Reprogram the TMS320F240 Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYSample Assembly Code to Erase and Reprogram the TMS320F240 PRELIMINARYPRELIMINARY A-44A.5.2 Linker Command File for TMS320F240 Sample Assembly Code Sample Assembly Code to Erase and Reprogram the TMS320F240Assembly Source Listings and Program Examples PRELIMINARYSample Assembly Code to Erase and Reprogram the TMS320F240 PRELIMINARYPRELIMINARY A-46A.6 Using the Algorithms With C Code to Erase and Reprogram the F240 PRELIMINARYPRELIMINARY Rev1.003/98 JGCA.6.2 Linker Command File for TMS320F240 Sample C Code Using the Algorithms With C Code to Erase and Reprogram the F240PRELIMINARY PRELIMINARYUsing the Algorithms With C Code to Erase and Reprogram the F240 Assembly Source Listings and Program ExamplesPRELIMINARY PRELIMINARYA.6.3 C Function for Disabling TMS320F240 Watchdog Timer Using the Algorithms With C Code to Erase and Reprogram the F240PRELIMINARY PRELIMINARYA.6.4 C Functions for Initializing the TMS320F240 Using the Algorithms With C Code to Erase and Reprogram the F240Assembly Source Listings and Program Examples PRELIMINARYUsing the Algorithms With C Code to Erase and Reprogram the F240 PRELIMINARYPRELIMINARY A-52Index PRELIMINARYPRELIMINARY IndexPRELIMINARY PRELIMINARYIndex PRELIMINARY PRELIMINARYIndex PRELIMINARY PRELIMINARYIndex