Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TSB12LV26 manual Asynchronous Request Filter Low Register, ±30

Models: TSB12LV26

1 91

Download 91 pages 7.41 Kb

Page 68

4.33 Asynchronous Request Filter Low Register

The asynchronous request filter low set/clear register is used to enable asynchronous receive requests on a per-node basis, and handles the lower node IDs. Other than filtering different node IDs, this register behaves identically to the asynchronous request filter high register. See Table 4±24 for a complete description of the register contents.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Name							Asynchronous request filter low

Type	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC

Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15		14	13	12	11		10	9	8	7	6	5	4	3	2	1	0
Name									Asynchronous request filter low

Type	RSC		RSC	RSC	RSC	RSC		RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC	RSC

Default	0		0	0	0	0		0	0	0	0	0	0	0	0	0	0	0
	Register:			Asynchronous request filter low
	Type:			Read/Set/Clear
	Offset:			108h	set register
				10Ch	clear register

		Default:	0000 0000h
			Table 4±24. Asynchronous Request Filter Low Register Description

	BIT	FIELD NAME		TYPE	DESCRIPTION

	31	asynReqResource31		RSC	If this bit is set for local bus node number 31, then asynchronous requests received by the
	31	asynReqResource31		RSC	TSB12LV26 from that node are accepted.
					TSB12LV26 from that node are accepted.

	30	asynReqResource30		RSC	If this bit is set for local bus node number 30, then asynchronous requests received by the
	30	asynReqResource30		RSC	TSB12LV26 from that node are accepted.
					TSB12LV26 from that node are accepted.

					Bits 29 through 2 follow the same pattern.

	1	asynReqResource1		RSC	If this bit is set for local bus node number 1, then asynchronous requests received by the
	1	asynReqResource1		RSC	TSB12LV26 from that node are accepted.
					TSB12LV26 from that node are accepted.

	0	asynReqResource0		RSC	If this bit is set for local bus node number 0, then asynchronous requests received by the
	0	asynReqResource0		RSC	TSB12LV26 from that node are accepted.
					TSB12LV26 from that node are accepted.

4±30

Image 68

Texas Instruments TSB12LV26 manual Asynchronous Request Filter Low Register, Asynchronous request filter low, ±30

Contents

Data Manual SLLS366A TSB12LV26 Important Notice Contents Page Mechanical Information List of Illustrations List of Tables ViiViii Features DescriptionRelated Documents Ordering InformationOrdering Number Name Voltage Package OHCI-Lynx PCI-Based Ieee 1394 Host ControllerPZ Package TOP View Vccp Pciclkrun Pciinta 3.3 VCCVccp CCP±1. Signals Sorted by Terminal Number Terminal NameTerminal Description Name ±2. Signal Names Sorted Alphanumerically to Terminal Number±3. Power Supply Terminals ±4. PCI System Terminals PCIRST, terminalPciclk As open-drainDuring the data phase, AD31±AD0 contain data ±5. PCI Address and Data Terminals±6. PCI Interface Control Terminals Pcic BE0Irdy Pcitrdy±7. Ieee 1394 PHY/Link Terminals ±8. Miscellaneous TerminalsPage ±1. Bit Field Access Tag Descriptions Access TAG Name Meaning±1. TSB12LV26 Block Diagram PCI Configuration Registers ±2. PCI Configuration Register MapVendor ID Register Register Name OffsetCommand Register Command±3. Command Register Description Device ID Register±4. Status Register Description Status RegisterStatus Latency Timer and Class Cache Line Size Register Latency timer and class cache line sizeClass Code and Revision ID Register Class code and revision IDHeader Type and Bist Register Ohci Base Address RegisterTI Extension Base Address Register Subsystem Identification RegisterTI extension base address Subsystem identificationPower Management Capabilities Pointer Register Register Power management capabilities pointerInterrupt Line and Pin Register Register Interrupt line and pinMingnt and Maxlat Register Ohci Control RegisterCapability ID and Next Item Pointer Register Register Capability ID and next item pointerNextitem Capabilityid±14. Power Management Capabilities Register Description Power Management Capabilities RegisterRegister Power management capabilities Power Management Control and Status Register Power Management Extension RegisterPower management control and status Power management extension±17. Miscellaneous Configuration Register Miscellaneous Configuration RegisterMiscellaneous configuration ±18. Link Enhancement Control Register Description Link Enhancement Control RegisterLink enhancement control Subsystem Access Register Subsystem access±19. Subsystem Access Register Description Subdevid±20. Gpio Control Register Description Gpio Control RegisterGpio control ±18 Guid ROM Guidrom ±1. Ohci Register MapDMA Context Register Name Abbreviation Offset IsoRecvIntEventClear Isochronous receive interrupt mask IsoRecvIntMaskSetPhysicalRequestFilterHiClear Physical request filter low PhysicalRequestFilterLoSetIsochronous transmit context command Isochronous receive context commandCommandPtr 40Ch + 32*n Pointer Context match ContextMatch Asynchronous context control ContextControlSet±2. Ohci Version Register Description Ohci Version RegisterOhci version Guid ROM Register ±3. Guid ROM Register DescriptionGuid ROM RSUAsynchronous Transmit Retries Register CSR Data RegisterAsynchronous transmit retries ±4. Asynchronous Transmit Retries Register DescriptionCSR Compare Register CSR Control RegisterCSR compare CSR controlConfiguration ROM Header Register Configuration ROM header±6. Configuration ROM Header Register Description Bus Identification Register±7. Bus Options Register Description Bus Options RegisterBus options Guid High Register Guid Low RegisterGuid high Guid lowConfiguration ROM Mapping Register Configuration ROM mapping±8. Configuration ROM Mapping Register Description Posted Write Address Low RegisterPosted Write Address High Register Posted write address high±9. Posted Write Address High Register Description Vendor ID±10. Host Controller Control Register Description Host Controller Control RegisterHost controller control Self-ID Buffer Pointer Register Self-ID Count RegisterSelf ID-buffer pointer Self-ID countIsochronous Receive Channel Mask High Register Isochronous receive channel mask highIsochronous Receive Channel Mask Low Register Isochronous receive channel mask low±14. Interrupt Event Register Description Interrupt Event RegisterInterrupt event Arrs Rscu Arrq RscuInterrupt Mask Register Interrupt mask±15. Interrupt Mask Register Description Rscu RSCIsochronous Transmit Interrupt Event Register Isochronous transmit interrupt eventIsochronous Transmit Interrupt Mask Register Isochronous transmit interrupt mask±21 Isochronous transmit interrupt maskIsochronous Receive Interrupt Event Register Isochronous Receive Interrupt Mask RegisterIsochronous receive interrupt event Isochronous receive interrupt maskFairness Control Register Fairness control±18. Fairness Control Register Description Fairness control±19. Link Control Register Description Link Control RegisterLink control Node Identification Register Node identification±20. Node Identification Register Description CPS±21. PHY Control Register Description PHY Layer Control RegisterPHY layer control Isochronous Cycle Timer Register Isochronous cycle timer±22. Isochronous Cycle Timer Register Description 24±12±23. Asynchronous Request Filter High Register Description Asynchronous Request Filter High RegisterAsynchronous request filter high ±29 Asynchronous Request Filter Low Register Asynchronous request filter low±24. Asynchronous Request Filter Low Register Description ±30Physical Request Filter High Register Physical request filter high±25. Physical Request Filter High Register Description Are accepted±32 Physical Request Filter Low Register Physical request filter low±26. Physical Request Filter Low Register Description Physical request filter lowPhysical Upper Bound Register Optional Register Physical upper boundPhysical upper bound ±34Asynchronous Context Control Register Asynchronous context control±27. Asynchronous Context Control Register Description Rscu RSU31±4 DescriptorAddress Asynchronous Context Command Pointer RegisterAsynchronous context command pointer RSC RSU Isochronous Transmit Context Control RegisterIsochronous transmit context control Isochronous Transmit Context Command Pointer Register Isochronous transmit context command pointerIsochronous Receive Context Control Register Isochronous receive context controlCycleMatchEnable Reserved. Bits 27±16 return 0s when readMultiChanMode Match register see .43 is ignoredIsochronous Receive Context Command Pointer Register Isochronous receive context command pointerIsochronous receive context command pointer ±40When the command descriptor w field is set to 11b Isochronous Receive Context Match RegisterIsochronous receive context match ±31. Isochronous Receive Context Match Register Description±42 Gpio Interface Page 13h PCI register 40h PCI Ohci register ±1. Registers and Bits Loadable through Serial ROMROM Offset OHCI/PCI Offset Register Bits Loaded From ROM Rsvd PME ±2. Serial ROM MapByte Byte Description Address Electrical Characteristics Absolute Maximum Ratings Over Operating Temperature Ranges²Unit Recommended Operating ConditionsOperation MIN NOM Switching Characteristics for PCI Interface§ Switching Characteristics for PHY-Link Interface§Operation Test MIN MAX Unit Conditions Parameter Measured MIN TYP MAX UnitPage Mechanical Information PZ S-PQFP-G100Page Important Notice