4.17 Self-ID Buffer Pointer Register

The self-ID buffer pointer register points to the 2-Kbyte aligned base address of the buffer in host memory where the self-ID packets are stored during bus initialization. Bits 31±11 are read/write accessible. Reserved bits 10±0 are read-only and return 0s when read.

Bit

31

 

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

Self-ID buffer pointer

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

R/W

 

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default

X

 

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

15

 

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

Self-ID buffer pointer

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

R/W

 

R/W

R/W

R/W

R/W

R

R

R

R

R

R

R

R

R

R

R

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default

X

 

X

X

X

X

0

0

0

0

0

0

0

0

0

0

0

 

Register:

Self ID-buffer pointer

 

 

 

 

 

 

 

 

 

 

 

Type:

 

Read/Write, Read-only

 

 

 

 

 

 

 

 

 

 

 

Offset:

 

64h

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default:

XXXX XX00h

 

 

 

 

 

 

 

 

 

 

 

4.18 Self-ID Count Register

The self-ID count register keeps a count of the number of times the bus self-ID process has occurred, flags self-ID packet errors, and keeps a count of the self-ID data in the self-ID buffer. See Table 4±11 for a complete description of the register contents.

Bit

31

 

30

29

28

 

27

26

25

24

23

22

21

20

19

18

17

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

 

 

Self-ID count

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

RU

 

R

R

R

 

R

R

R

R

RU

RU

RU

RU

RU

RU

RU

RU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default

X

 

0

0

0

 

0

0

0

0

X

X

X

X

X

X

X

X

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

15

 

14

13

12

 

11

10

9

8

7

6

5

4

3

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

 

 

Self-ID count

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

R

 

R

R

R

 

R

RU

RU

RU

RU

RU

RU

RU

RU

RU

R

R

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default

0

 

0

0

0

 

0

0

0

0

0

0

0

0

0

0

0

0

 

Register:

Self-ID count

 

 

 

 

 

 

 

 

 

 

 

 

 

Type:

 

Read/Update, Read-only

 

 

 

 

 

 

 

 

 

 

 

Offset:

 

68h

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Default:

 

X0XX 0000h

 

 

 

 

 

 

 

 

 

 

 

 

Table 4±11. Self-ID Count Register Description

BIT

FIELD NAME

TYPE

DESCRIPTION

 

 

 

 

 

 

 

When this bit is 1, an error was detected during the most recent self-ID packet reception. The con-

31

selfIDError

RU

tents of the self-ID buffer are undefined. This bit is cleared after a self-ID reception in which no errors

 

 

 

are detected. Note that an error can be a hardware error or a host bus write error.

 

 

 

 

30±24

RSVD

R

Reserved. Bits 30±24 return 0s when read.

 

 

 

 

23±16

selfIDGeneration

RU

The value in this field increments each time a bus reset is detected. This field rolls over to 0 after

reaching 255.

 

 

 

 

 

 

 

15±11

RSVD

R

Reserved. Bits 15±11 return 0s when read.

 

 

 

 

 

 

 

This field indicates the number of quadlets that have been written into the self-ID buffer for the current

10±2

selfIDSize

RU

bits 23±16 (selfIDGeneration field). This includes the header quadlet and the self-ID data. This field is

 

 

 

cleared to 0 when the self-ID reception begins.

 

 

 

 

1±0

RSVD

R

Reserved. Bits 1±0 return 0s when read.

4±14

Page 52
Image 52
Texas Instruments TSB12LV26 Self-ID Buffer Pointer Register, Self-ID Count Register, Self ID-buffer pointer, Self-ID count

TSB12LV26 specifications

The Texas Instruments TSB12LV26 is a high-performance, low-voltage transceiver designed for Serial Bus applications. It is widely recognized for its robust features and versatility, making it a popular choice among engineers and designers in various industries. One of the primary features of the TSB12LV26 is its support for high-speed data transmission, enabling it to operate at speeds up to 400 Mbps. This capability is essential for applications that demand rapid data transfer, such as in multimedia and communication systems.

The TSB12LV26 is part of the IEEE 1394 standard, also known as FireWire, which is widely used for connecting devices like digital cameras, external hard drives, and printers. The chip operates within a voltage range of 2.7V to 3.6V, making it suitable for low-power applications where energy efficiency is critical. The integration of advanced Low-Voltage Differential Signaling (LVDS) technology within the TSB12LV26 enhances signal integrity and reduces electromagnetic interference, resulting in more reliable performance over longer distances.

In terms of its physical characteristics, the TSB12LV26 is available in a compact 48-pin HTQFP package, which is beneficial for space-constrained designs. The device features a comprehensive set of input and output pins, allowing for flexible connectivity options. Additionally, the TSB12LV26 includes advanced power management features, including low-power modes that help extend battery life in portable devices.

Another significant advantage of the TSB12LV26 is its capability for peer-to-peer communication, enabling devices to connect and communicate directly without the need for a central controller. This functionality supports a wide range of device configurations and simplifies system architecture. Furthermore, the transceiver offers built-in support for asynchronous and isochronous data transfer, making it adaptable for various application requirements.

The TSB12LV26 also adheres to stringent EMI and ESD protection standards, ensuring reliable operation in challenging environments. With a rich feature set, excellent performance characteristics, and compliance with industry standards, the Texas Instruments TSB12LV26 remains an ideal choice for engineers looking to implement high-speed and reliable communication in their designs. Overall, it represents a significant advancement in the field of data transmission technology, making it a preferred component for numerous electronic applications.