±1. TSB12LV26 Block Diagram | Texas Instruments specification

PCI

Host

Bus

Interface

PCI

Target

Central

Arbiter

PCI

Initiator

Internal		Serial
Internal		ROM
Registers	OHCI PCI Power
	Mgmt & CLKRUN	GPIOs

ISO Transmit
Contexts
Async Transmit	Transmit
Contexts	FIFO
Physical DMA		Link
& Response		Transmit
Resp
Timeout	Receive
	Acknowledge
PHY	Cycle Start
Register	Cycle Start
Access	Generator &	CRC
& Status	Cycle Monitor
Monitor
Request	Synthesized
Request	Bus Reset
Filters	Bus Reset
Filters
General		Link
Request Receive		Receive
Async Response	Receive
Receive	FIFO
ISO Receive
Contexts

Figure 3±1. TSB12LV26 Block Diagram

MISC

Interface

PHY /

Link

Interface

3±2

Page 22

Image 22

Texas Instruments manual ±1. TSB12LV26 Block Diagram

TSB12LV26 specifications

The Texas Instruments TSB12LV26 is a high-performance, low-voltage transceiver designed for Serial Bus applications. It is widely recognized for its robust features and versatility, making it a popular choice among engineers and designers in various industries. One of the primary features of the TSB12LV26 is its support for high-speed data transmission, enabling it to operate at speeds up to 400 Mbps. This capability is essential for applications that demand rapid data transfer, such as in multimedia and communication systems.

The TSB12LV26 is part of the IEEE 1394 standard, also known as FireWire, which is widely used for connecting devices like digital cameras, external hard drives, and printers. The chip operates within a voltage range of 2.7V to 3.6V, making it suitable for low-power applications where energy efficiency is critical. The integration of advanced Low-Voltage Differential Signaling (LVDS) technology within the TSB12LV26 enhances signal integrity and reduces electromagnetic interference, resulting in more reliable performance over longer distances.

In terms of its physical characteristics, the TSB12LV26 is available in a compact 48-pin HTQFP package, which is beneficial for space-constrained designs. The device features a comprehensive set of input and output pins, allowing for flexible connectivity options. Additionally, the TSB12LV26 includes advanced power management features, including low-power modes that help extend battery life in portable devices.

Another significant advantage of the TSB12LV26 is its capability for peer-to-peer communication, enabling devices to connect and communicate directly without the need for a central controller. This functionality supports a wide range of device configurations and simplifies system architecture. Furthermore, the transceiver offers built-in support for asynchronous and isochronous data transfer, making it adaptable for various application requirements.

The TSB12LV26 also adheres to stringent EMI and ESD protection standards, ensuring reliable operation in challenging environments. With a rich feature set, excellent performance characteristics, and compliance with industry standards, the Texas Instruments TSB12LV26 remains an ideal choice for engineers looking to implement high-speed and reliable communication in their designs. Overall, it represents a significant advancement in the field of data transmission technology, making it a preferred component for numerous electronic applications.

Contents

Data Manual SLLS366A TSB12LV26 Important Notice Contents Page Mechanical Information List of Illustrations List of Tables Vii Viii Features Description Ordering Number Name Voltage Package Related DocumentsOrdering Information OHCI-Lynx PCI-Based Ieee 1394 Host Controller Vccp PZ Package TOP ViewVccp Pciclkrun Pciinta 3.3 VCC CCP ±1. Signals Sorted by Terminal Number Terminal Name ±3. Power Supply Terminals ±2. Signal Names Sorted Alphanumerically to Terminal NumberTerminal Description Name Pciclk ±4. PCI System TerminalsPCIRST, terminal As open-drain During the data phase, AD31±AD0 contain data ±5. PCI Address and Data Terminals Irdy ±6. PCI Interface Control TerminalsPcic BE0 Pcitrdy ±7. Ieee 1394 PHY/Link Terminals ±8. Miscellaneous TerminalsPage ±1. Bit Field Access Tag Descriptions Access TAG Name Meaning ±1. TSB12LV26 Block Diagram Vendor ID Register PCI Configuration Registers±2. PCI Configuration Register Map Register Name Offset ±3. Command Register Description Command RegisterCommand Device ID Register Status Status Register±4. Status Register Description Class Code and Revision ID Register Latency Timer and Class Cache Line Size RegisterLatency timer and class cache line size Class code and revision ID Header Type and Bist Register Ohci Base Address Register TI extension base address TI Extension Base Address RegisterSubsystem Identification Register Subsystem identification Interrupt Line and Pin Register Power Management Capabilities Pointer RegisterRegister Power management capabilities pointer Register Interrupt line and pin Mingnt and Maxlat Register Ohci Control Register Nextitem Capability ID and Next Item Pointer RegisterRegister Capability ID and next item pointer Capabilityid Register Power management capabilities Power Management Capabilities Register±14. Power Management Capabilities Register Description Power management control and status Power Management Control and Status RegisterPower Management Extension Register Power management extension Miscellaneous configuration Miscellaneous Configuration Register±17. Miscellaneous Configuration Register Link enhancement control Link Enhancement Control Register±18. Link Enhancement Control Register Description ±19. Subsystem Access Register Description Subsystem Access RegisterSubsystem access Subdevid Gpio control Gpio Control Register±20. Gpio Control Register Description ±18 DMA Context Register Name Abbreviation Offset ±1. Ohci Register MapGuid ROM Guidrom PhysicalRequestFilterHiClear IsoRecvIntEventClearIsochronous receive interrupt mask IsoRecvIntMaskSet Physical request filter low PhysicalRequestFilterLoSet CommandPtr 40Ch + 32*n Pointer Context match ContextMatch Isochronous transmit context commandIsochronous receive context command Asynchronous context control ContextControlSet Ohci version Ohci Version Register±2. Ohci Version Register Description Guid ROM Guid ROM Register±3. Guid ROM Register Description RSU Asynchronous transmit retries Asynchronous Transmit Retries RegisterCSR Data Register ±4. Asynchronous Transmit Retries Register Description CSR compare CSR Compare RegisterCSR Control Register CSR control ±6. Configuration ROM Header Register Description Configuration ROM Header RegisterConfiguration ROM header Bus Identification Register Bus options Bus Options Register±7. Bus Options Register Description Guid high Guid High RegisterGuid Low Register Guid low ±8. Configuration ROM Mapping Register Description Configuration ROM Mapping RegisterConfiguration ROM mapping Posted Write Address Low Register ±9. Posted Write Address High Register Description Posted Write Address High RegisterPosted write address high Vendor ID Host controller control Host Controller Control Register±10. Host Controller Control Register Description Self ID-buffer pointer Self-ID Buffer Pointer RegisterSelf-ID Count Register Self-ID count Isochronous Receive Channel Mask High Register Isochronous receive channel mask high Isochronous Receive Channel Mask Low Register Isochronous receive channel mask low Interrupt event Interrupt Event Register±14. Interrupt Event Register Description Arrs Rscu Arrq Rscu ±15. Interrupt Mask Register Description Interrupt Mask RegisterInterrupt mask Rscu RSC Isochronous Transmit Interrupt Event Register Isochronous transmit interrupt event ±21 Isochronous Transmit Interrupt Mask RegisterIsochronous transmit interrupt mask Isochronous transmit interrupt mask Isochronous receive interrupt event Isochronous Receive Interrupt Event RegisterIsochronous Receive Interrupt Mask Register Isochronous receive interrupt mask ±18. Fairness Control Register Description Fairness Control RegisterFairness control Fairness control Link control Link Control Register±19. Link Control Register Description ±20. Node Identification Register Description Node Identification RegisterNode identification CPS PHY layer control PHY Layer Control Register±21. PHY Control Register Description ±22. Isochronous Cycle Timer Register Description Isochronous Cycle Timer RegisterIsochronous cycle timer 24±12 Asynchronous request filter high Asynchronous Request Filter High Register±23. Asynchronous Request Filter High Register Description ±29 ±24. Asynchronous Request Filter Low Register Description Asynchronous Request Filter Low RegisterAsynchronous request filter low ±30 ±25. Physical Request Filter High Register Description Physical Request Filter High RegisterPhysical request filter high Are accepted ±32 ±26. Physical Request Filter Low Register Description Physical Request Filter Low RegisterPhysical request filter low Physical request filter low Physical upper bound Physical Upper Bound Register Optional RegisterPhysical upper bound ±34 ±27. Asynchronous Context Control Register Description Asynchronous Context Control RegisterAsynchronous context control Rscu RSU Asynchronous context command pointer Asynchronous Context Command Pointer Register31±4 DescriptorAddress Isochronous transmit context control Isochronous Transmit Context Control RegisterRSC RSU Isochronous Receive Context Control Register Isochronous Transmit Context Command Pointer RegisterIsochronous transmit context command pointer Isochronous receive context control MultiChanMode CycleMatchEnableReserved. Bits 27±16 return 0s when read Match register see .43 is ignored Isochronous receive context command pointer Isochronous Receive Context Command Pointer RegisterIsochronous receive context command pointer ±40 Isochronous receive context match When the command descriptor w field is set to 11bIsochronous Receive Context Match Register ±31. Isochronous Receive Context Match Register Description ±42 Gpio Interface Page ROM Offset OHCI/PCI Offset Register Bits Loaded From ROM ±1. Registers and Bits Loadable through Serial ROM13h PCI register 40h PCI Ohci register Byte Byte Description Address ±2. Serial ROM MapRsvd PME Electrical Characteristics Absolute Maximum Ratings Over Operating Temperature Ranges² Operation MIN NOM Recommended Operating ConditionsUnit Operation Test MIN MAX Unit Conditions Switching Characteristics for PCI Interface§Switching Characteristics for PHY-Link Interface§ Parameter Measured MIN TYP MAX UnitPage Mechanical Information PZ S-PQFP-G100Page Important Notice

ROM

CRC

Figure 3±1. TSB12LV26 Block Diagram

TSB12LV26 specifications