Texas Instruments SPRU938B manual Contents

Page 3

Contents

Preface

 

7

1

Introduction

8

 

1.1

Purpose of the Peripheral

8

 

1.2

Features

8

 

1.3

Functional Block Diagram

9

 

1.4

Industry Standard(s) Compliance Statement

9

2

Peripheral Architecture

10

 

2.1

Clock Control

10

 

2.2

Signal Descriptions

11

 

2.3

Pin Multiplexing

11

 

2.4

Protocol Description

11

 

2.5

VLYNQ Functional Description

12

 

2.6

Initialization

15

 

2.7

Auto-Negotiation

15

 

2.8

Address Translation

16

 

2.9

Flow Control

19

 

2.10

Reset Considerations

20

 

2.11

Interrupt Support

20

 

2.12

EDMA Event Support

22

 

2.13

Power Management

23

 

2.14

Endianness Considerations

23

 

2.15

Emulation Considerations

23

3

VLYNQ Port Registers

24

 

3.1

Revision Register (REVID)

25

 

3.2

Control Register (CTRL)

26

 

3.3

Status Register (STAT)

28

 

3.4

Interrupt Priority Vector Status/Clear Register (INTPRI)

30

 

3.5

Interrupt Status/Clear Register (INTSTATCLR)

30

 

3.6

Interrupt Pending/Set Register (INTPENDSET)

31

 

3.7

Interrupt Pointer Register (INTPTR)

31

 

3.8

Transmit Address Map Register (XAM)

32

 

3.9

Receive Address Map Size 1 Register (RAMS1)

33

 

3.10

Receive Address Map Offset 1 Register (RAMO1)

33

 

3.11

Receive Address Map Size 2 Register (RAMS2)

34

 

3.12

Receive Address Map Offset 2 Register (RAMO2)

34

 

3.13

Receive Address Map Size 3 Register (RAMS3)

35

 

3.14

Receive Address Map Offset 3 Register (RAMO3)

35

 

3.15

Receive Address Map Size 4 Register (RAMS4)

36

 

3.16

Receive Address Map Offset 4 Register (RAMO4)

36

 

3.17

Chip Version Register (CHIPVER)

37

 

3.18

Auto Negotiation Register (AUTNGO)

37

4

Remote Configuration Registers

38

Appendix A

VLYNQ Protocol Specifications

39

 

A.1

Introduction

39

SPRU938B –September 2007

Table of Contents

3

Image 3
Contents Users Guide Submit Documentation Feedback Contents Appendix C Appendix BList of Figures List of Tables Read This First Purpose of the Peripheral FeaturesIndustry Standards Compliance Statement Functional Block DiagramClock Control External Clock Block DiagramProtocol Description Signal DescriptionsVlynq Signal Descriptions Pin MultiplexingVlynq Module Structure Vlynq Functional DescriptionWrite Operations Read Operations Auto-Negotiation InitializationAddress Translation Register DM643x Vlynq Module Address Translation Example Single Mapped RegionRemote Vlynq Module DM643x Vlynq ModuleExample 1. Address Translation Example Flow ControlInterrupt Support Reset ConsiderationsSoftware Reset Considerations Hardware Reset ConsiderationsWrites to Interrupt Pending/Set Register Interrupt Generation Mechanism Block DiagramSerial Bus Error Interrupts Edma Event SupportRemote Interrupts Power Management Endianness ConsiderationsEmulation Considerations Acronym Register Description Vlynq Register Address SpaceVlynq Port Controller Registers Block Name Start Address End Address SizeBit Field Value Description Revision Register RevidRevision Register Revid Field Descriptions Revmaj RevminControl Register Ctrl Field Descriptions Control Register CtrlBit Field AoptdisableStatus Register Stat Field Descriptions Status Register StatLerror No errorInstat Interrupt Priority Vector Status/Clear Register IntpriInterrupt Status/Clear Register Intstatclr NointpendIntset Interrupt Pending/Set Register IntpendsetInterrupt Pointer Register Intptr Interrupt Pointer Register Intptr Field DescriptionsTransmit Address Map Register XAM Address Map Register XAM Field DescriptionsTxadrmap RXADROFFSET1 Receive Address Map Size 1 Register RAMS1Receive Address Map Offset 1 Register RAMO1 RXADRSIZE1RXADROFFSET2 Receive Address Map Size 2 Register RAMS2Receive Address Map Offset 2 Register RAMO2 RXADRSIZE2RXADROFFSET3 Receive Address Map Size 3 Register RAMS3Receive Address Map Offset 3 Register RAMO3 RXADRSIZE3RXADROFFSET4 Receive Address Map Size 4 Register RAMS4Receive Address Map Offset 4 Register RAMO4 RXADRSIZE4Auto Negotiation Register Autngo Field Descriptions Chip Version Register ChipverAuto Negotiation Register Autngo Chip Version Register Chipver Field DescriptionsVlynq Port Remote Controller Registers Table A-1. Special 8b/10b Code Groups IntroductionSpecial 8b/10b Code Groups Supported Ordered SetsVlynq 2.0 Packet Format Figure A-1. Packet Format 10-bit Symbol RepresentationField Value Description Vlynq 2.X Packets Vlynq 2.X Packets Write Performance Bit Words Mbits/sec Mbytes/sec Burst Size Interface Running at 76.5 MHZLatency μsec Read PerformanceTable B-3. Relative Performance with Various Latencies ThroughputReference Additions/Modifications/Deletions Table C-1. Document Revision HistoryProducts Applications DSPRfid