SPRS292A − OCTOBER 2005 − REVISED NOVEMBER 2005
EXTERNAL INTERRUPT TIMING
timing requirements for external interrupts† (see Figure 41)
|
|
|
|
| |
|
|
| ZDPA−167 |
| |
NO. |
|
| −200 |
| UNIT |
|
|
| −250 |
|
|
|
|
| MIN | MAX |
|
|
|
|
|
|
|
1 | tw(ILOW) | Width of the NMI interrupt pulse low | 2P |
| ns |
|
|
|
| ||
Width of the EXT_INT interrupt pulse low | 4P |
| ns | ||
|
|
| |||
|
|
|
|
|
|
2 | tw(IHIGH) | Width of the NMI interrupt pulse high | 2P |
| ns |
|
|
|
| ||
Width of the EXT_INT interrupt pulse high | 4P |
| ns | ||
|
|
| |||
|
|
|
|
|
|
†P = 1/CPU clock frequency in ns. For example, when running parts at 250 MHz, use P = 4 ns.
2 1
EXT_INT, NMI
Figure 41. External/NMI Interrupt Timing
86 | POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 |