SMSC COM20020 manual Write

Page 21

Table 3 - Write Register Summary

					WRITE
	ADDRESS	MSB							LSB	REGISTER

	00	RI	0	0	0	EXCNAK RECON		NEW	TA	INTERRUPT
	00	RI	0	0	0	EXCNAK RECON		NEXTID	TA	MASK
								NEXTID		MASK

	01	D7	D6	D5	D4	D3	D2	D1	D0	COMMAND

	02	RDDATA	AUTO-	0	0	0	A10	A9	A8	ADDRESS
	02	RDDATA	INC	0	0	0	A10	A9	A8	PTR HIGH
			INC							PTR HIGH

	03	A7	A6	A5	A4	A3	A2	A1	A0	ADDRESS
	03	A7	A6	A5	A4	A3	A2	A1	A0	PTR LOW
										PTR LOW

	04	D7	D6	D5	D4	D3	D2	D1	D0	DATA

	05	0	0	0	0	0	0	0	0	RESERVED

	06	RESET	CCHEN	TXEN	ET1	ET2	BACK-	SUB-	SUB-	CONFIG-
	06	RESET	CCHEN	TXEN	ET1	ET2	PLANE	AD1	AD0	URATION
							PLANE	AD1	AD0	URATION

		TID7	TID6	TID5	TID4	TID3	TID2	TID1	TID0	TENTID
										NODEID
		NID7	NID6	NID5	NID4	NID3	NID2	NID1	NID0	NODEID
	07
	07	P1MODE	FOUR	ET3	RCV_	CKP3	CKP2	CKP1	SLOW	SETUP
			FOUR		RCV_				SLOW
			NAKS		ALL				ARB
			NAKS		ALL				ARB
										NEXT ID
		0	0	0	0	0	0	0	0	NEXT ID

21

Image 21

Contents General Description FeaturesTable of Contents PIN Configuration A1,A2/ALE Description of PIN FunctionsDIP PIN Plcc PIN Name Symbol Description Transmission Media InterfaceMiscellaneous Instead, it must be connected to XTAL1 with COM20020 Operation Protocol Description Network ReconfigurationNetwork Protocol Data RatesExtended Timeout Function Broadcast MessagesResponse Time Idle Time Reconfiguration TimeLine Protocol Invitations To TransmitData Packets AcknowledgementsNegative Acknowledgements System Description MULTIPLEXED, 8051-LIKE BUS Interface with RS-485 Interface Figure C Traditional Hybrid Interface Backplane ConfigurationCOM20020 Network Using RS-485 Differential Transceivers Programmable Txen Polarity Differential Driver ConfigurationInternal Block Diagram Attenuation Functional DescriptionNominal Cable Type Impedance AT 5MHZRead Register Summary Write Interrupt Mask Register IMR Internal RegistersData Register Tentative ID RegisterCommand Register Diagnostic Status RegisterNext ID Register Status RegisterConfiguration Register Setup Register BIT BIT Name Symbol Description Dupid BIT BIT Name Symbol DescriptionData Command Description Address Pointer Low Register Address Pointer High RegisterReset Configuration RegisterCKP3 CKP2 CKP1 Sequential Access Operation Access Speed Sequential Access MemoryInternal RAM Software InterfaceTransmit Sequence Selecting RAM Page SizeRAM Buffer Packet Configuration Page Receive Sequence Transmit Command Chaining Command ChainingReceive Command Chaining Internal Reset Logic Reset DetailsInitialization Sequence Improved DiagnosticsAbnormal Results Normal ResultsOscillator DC Electrical Characteristics Maximum Guaranteed RatingsParameter Symbol MIN TYP MAX Unit Comment Operational DescriptionXTAL1, XTAL2 Input Capacitance Multiplexed BUS, 68XX-LIKE Control Signals Read Cycle Timing DiagramsMultiplexed BUS, 80XX-LIKE Control Signals Read Cycle Multiplexed BUS, 68XX-LIKE Control Signals Write Cycle Multiplexed BUS, 80XX-LIKE Control Signals Write Cycle NON-MULTIPLEXED BUS, 80XX-LIKE Control Signals Read Cycle NON-MULTIPLEXED BUS, 68XX-LIKE Control Signals Read Cycle NON-MULTIPLEXED BUS, 80XX-LIKE Control Signals Write Cycle NON-MULTIPLEXED BUS, 68XX-LIKE Control Signals Write Cycle These signals are to and from the hybrid Normal Mode Transmit or Receive TimingNTXEN NPULSE1 TTL Input Timing on XTAL1 PIN 28-PIN Plcc Package Dimensions 24-PIN DIP Package Dimensions SECTION/FIGURE/ENTRY Correction Revised DateStandard Microsystems Corp