1. Manuals
  2. Brands
  3. Computer Equipment
  4. Server
  5. IBM
  6. Computer Equipment
  7. Server

IBM 10 SP1 EAL4 - page 217

1 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 246
Download on canonical page 246 pages, 2.94 Mb
5.13.5.1.5.1 System p
The instruction set for the PowerPC processor is given in the book at the following URL:
http://www.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF778525699600682CC7/$file/booke
_rm.pdf
For each instruction, the description in the book lists whether it is available only in supervisor mode or not.
The following instructions are tested by the AMTU:
TLBSYNC: TLB Synchronize
MFSR: Move from Segment Register
MFMSR: Move From Machine State Register
The expected outcome from attempting to execute these instructions is an ILLEGAL Instruction signal
(SIGILL – 4).
5.13.5.1.5.2 System z
The book entitled Principles of Operation is a handy reference for the System z architecture:
http://publibz.boulder.ibm.com/cgi-bin/bookmgr_OS390/BOOKS/DZ9AR006/CCONTENTS
The following privileged instructions are tested by this tool:
PTLB: Purge TLB
RRBE: Reset reference bit extended
PALB: Purge ALB
EPAR: Extract Primary ASN
HSCH: Halt subchannel
LPSW: Load PSW (To test the CPU control register).
The expected outcome from attempting to execute these instructions is an ILLEGAL Instruction signal
(SIGILL – 4).
5.13.5.1.5.3 System x
Section 4.9 from the Intel Architecture Software Developer's Manual Volume 3: System Programming book at
ftp://download.intel.com/design/PentiumII/manuals/24319202.pdf gives a list of privileged instructions
available for the x86 architecture.
This tool tests the following privileged instructions:
HLT: halt the processor
RDPMC: read performance-monitoring counter
CLTS: Clear task-switched flag in register CR0.
LIDT: Load Interrupt Descriptor Table Register
LGDT: Load Global Descriptor Table Register
LTR: Load Task Register
LLDT: Load Local Descriptor Table Register
205
MENU

Models

Contents