1. Manuals
  2. Brands
  3. Computer Equipment
  4. Server
  5. IBM
  6. Computer Equipment
  7. Server

IBM 10 SP1 EAL4 Figure 5-46: Address translation method selection , Figure 5-45: Block Address Translation entry

1 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 246
Download on canonical page 246 pages, 2.94 Mb
Vs: Supervisor mode valid bit. Used with MSR[PR] to restrict translation for some block addresses.
Vp: User mode valid bit. Used with MSR[PR] to restrict translation for some block addresses.
PP: Protection bits for block.

5.5.2.3.5 Address translation mechanisms

The following simplified flowchart describes the process of selecting an address translation mechanism based
on the MSR settings for instruction (IR) or data (DR) access. For performance measurement, the processor
concurrently starts both Block Address Translation (BAT) and Segment Address Translation. BAT takes
precedence; therefore, if BAT is successful, Segment Address Translation result is not used.
The following sections describe the three address translation mechanisms, and the access controls they
perform.
102
Figure 5-46: Address translation method selection Figure 5-45: Block Address Translation entry
MENU

Models

Contents