1. Manuals
  2. Brands
  3. Computer Equipment
  4. Server
  5. IBM
  6. Computer Equipment
  7. Server

IBM 10 SP1 EAL4 - page 107

1 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 246
Download on canonical page 246 pages, 2.94 Mb
Just as certain memory areas are protected from access in user mode, some memory areas, such as hardware
page tables, are accessible only in hypervisor mode. The PowerPC and POWER architecture provides only
one system call instruction. This system call instruction, sc, is used to perform system calls from the user
space intended for the SLES kernel, as well as hypervisor calls from the kernel space intended for the
hypervisor. Hypervisor calls can only be made from the supervisor state. This access restriction to
hypervisor calls is implemented with general purpose registers GPR0 and GPR3, as follows.
Actual physical memory is shared between logical partitions. Therefore, one more level of translation apart
from the four levels described by System p section 5.5.2.2 is required to go from the effective address to the
95
Figure 5-36: Determination of processor mode in LPAR
Figure 5-37: Transition to supervisor or hypervisor state
MENU

Models

Contents