Company X Accessories C1030-5510 instruction

programming software is not supported. But with the help of some tiny FPGA design which only has to bypass SPI signals to external IO pins on connectors J3 or J4 it is possible to access all needed SPI-Flash pins. Connect JTAG adapter to external IO pins as described in the following chart.

SPI-Flash Direct Programming – necessary connections to JTAG cable

M25P16	FPGA Connection	JTAG Signal Name
D	MOSI	TDI
Q	DIN	TDO
S	CSO_B	TMS
C	CCLK	TCK
VCC	VCCO_IO	VREF
GND	GND	GND

Make sure that VCCO_IO is configured for 3.3V signaling levels. Do not forget to also enable FPGA power-up. With XILINXTM parallel cable IV the led lights green if FPGA is powered on. Before starting to download a design to SPI-Flash with iMPACT programming software it is necessary to prepare the required *.mcs SPI-PROM file. With xapp951 XILINXTM provides an application note how to accomplish that using iMPACT or PROMGen software tools. Select 16M SPI PROM Density when asked. Now programming of the SPI- Flash can be started by clicking Direct SPI Configuration from within iMPACT. Follow the manual provided by XILINXTM in xapp951. Select M25P16 SPI-Flash PROM Type when asked.

USBS6 / C1030-5510		http://www.cesys.com/
User Doc V0.3	-61-	preliminary

Image 61

Company X Accessories C1030-5510 manual M25P16 Fpga Connection Jtag Signal Name

Contents

June 29 USBS6 Copyright information Summary of USBS6 Feature listIncluded in delivery XC6SLX16-2CSG324C Fpga features Block DiagramSpartan-6TMFPGA USBS6 Top View Bus- powered USB is used as power supply input 3V@ ??? mA Powering USBS6Modes of operation Mode Jtag connector ConfigurationName USB2.0 controller Signal NameUSB2.0 FX2LPTM Microcontroller Cypresstm CY7C68013A Lpddr Sdram MT46H64M16LFCK-5 External memory MCB1DQ0 SPI Flash MX25L12845EMI-10G Peripherals LEDs HEX rotary DIP switchFpga Pin N8 Fpga Pin M11 Fpga Pin M10 Fpga Pin N9 USB to serial Uart interface External expansion connectorsDirection Comment J3 VG 96-pin external expansion connector J4 IDC 2x25-Pin external expansion connector IDC 2x25-Pin external expansion connector J4 ADDIO16 Clocking Fpga designs Cypress FX-2 LP and USB basics Introduction to example Fpga designs FX-2/FPGA slave Fifo connection ISE Generate Programming File Properties Gen. Opt Fpga source code copyright information Disclaimer of warrantyFpga source code license Files and modules Design usbs6socSrc/wishbonepkg.vhd Src/wbintercon.vhd Src/usbs6soctop.vhdSrc/wbmafx2.vhd Src/wbslbram.vhd Src/wbsluart.vhd Src/wbslmcb.vhdSrc/xiluartmacro Src/xilmcbmig Signals appusbh2ppktcounto70 and appusbp2hpktcounto70 Wishbone transactions Wishbone signals driven by slaves Wishbone signals driven by the master Example Design usbs6bram Src/simtb/wbslbramtb.vhd Src/usbs6bramtop.vhdUsbs6bram.xise Usbs6bram.ucf Wbslbramtb.cmd Changes to previous versions Introduction Windows Driver installationRequirements Build UDK Lets assume to use c\\udkapi Drivers Linux PCI Makefile creation and build Preliminary Add project to UDK build Use APIs in own projects API Functions in detail API Error handling++ and .NET API Error code Kind of error GetLastErrorCodeGetLastErrorText Methods/Functions Init Device enumerationDeInit DeviceType Description EnumerateGetDeviceCount Static unsigned int ceDeviceGetDeviceCount Static ceDevice *ceDeviceGetDeviceunsigned int uiIdx GetDevice GetUDKVersionString Information gatheringGetDeviceUID GetDeviceName Constant Bus GetBusTypeGetMaxTransferSize Open Using devicesClose Void ceDeviceOpen WriteRegister ReadRegisterReadBlock WriteBlock ResetFPGA EnableInterruptWaitForInterrupt ProgramFPGAFromBIN SetTimeOutProgramFPGAFromMemory ProgramFPGAFromMemoryZ Void ceDeviceEnableBurstbool bEnable EnableBurst Introduction UDKLab UDKLab Main Screen Main screen Device selection flow Using UDKLab Prepare to work with device Fpga configuration Projects Fpga design flashing Sequence contents Add new initializing task Sequence start Content panel Register panel Register entry Data area panel Data area entry How to store configuration data in SPI-Flash Using SPI-Flash for configuration M25P16 Fpga Connection Jtag Signal Name J3 VG-96 pin connector Differential pairs 28 IN, 12 IN/OUT IO pairing and etch length reportNet name Direction 52.506 Etch Length mm B18 Direction Fpga Bank Etch Length mm A28 J4 IDC-50 pin connector Differential pairs 17 IN/OUT Addio 42.990 USBS6 mechanical dimensions in mm Mechanical dimensions Table of contents Table of Contents USB PCI ++ API