Etch Length mm B18, C19 | Company X Accessories C1030-5510 guide

	PIN		Net name	FPGA IO	P / N	Direction	FPGA BANK	Etch Length (mm)
	B18		VG96_IO43	H5	N	IN	BANK 3	63.426

	C19		VG96_IO45	J7	P	IN	BANK 3	64.103
	C18		VG96_IO46	J6	N	IN	BANK 3	64.144

	A20		VG96_IO47	H7	P	IN	BANK 3	63.630
	B20		VG96_IO44	G6	N	IN	BANK 3	63.609

	A21		VG96_IO48	E4	P	IN	BANK 3	60.899
	B21		VG96_IO49	D3	N	IN	BANK 3	60.885

	C21		VG96_IO51	F4	P	IN	BANK 3	56.002
	C20		VG96_IO52	F3	N	IN	BANK 3	55.884

	A23		VG96_IO53	F6	P	IN	BANK 3	64.148
	B23		VG96_IO50	F5	N	IN	BANK 3	64.134

	A24		VG96_IO57	D6	P	IN / OUT	BANK 0	63.585
	B24		VG96_IO58	C6	N	IN / OUT	BANK 0	63.540

	C24		VG96_IO59	F7	P	IN / OUT	BANK 0	60.224
	C23		VG96_IO56	E6	N	IN / OUT	BANK 0	60.128

	A25		VG96_IO60	E7	P	IN / OUT	BANK 0	71.834
	B25		VG96_IO61	E8	N	IN / OUT	BANK 0	71.637

	A26		VG96_IO63	D9	P	IN / OUT	BANK 0	69.596
	B26		VG96_IO64	C9	N	IN / OUT	BANK 0	69.497

	C26		VG96_IO65	D8	P	IN / OUT	BANK 0	63.074
	C25		VG96_IO62	C8	N	IN / OUT	BANK 0	63.051

	A27		VG96_IO66	G9	P	IN / OUT	BANK 0	74.749
	B27		VG96_IO67	F9	N	IN / OUT	BANK 0	74.696

USBS6 / C1030-5510								http://www.cesys.com/
User Doc V0.3						-64-		preliminary

Image 64

Company X Accessories C1030-5510 manual Etch Length mm B18, C19

Contents

USBS6 June 29 Copyright information Summary of USBS6 Feature listIncluded in delivery XC6SLX16-2CSG324C Fpga features Block DiagramSpartan-6TMFPGA USBS6 Top View Powering USBS6 Bus- powered USB is used as power supply input 3V@ ??? mAModes of operation Mode Jtag connector ConfigurationName USB2.0 controller Signal NameUSB2.0 FX2LPTM Microcontroller Cypresstm CY7C68013A External memory Lpddr Sdram MT46H64M16LFCK-5 MCB1DQ0 Peripherals SPI Flash MX25L12845EMI-10G LEDs HEX rotary DIP switchFpga Pin N8 Fpga Pin M11 Fpga Pin M10 Fpga Pin N9 USB to serial Uart interface External expansion connectorsDirection Comment J3 VG 96-pin external expansion connector IDC 2x25-Pin external expansion connector J4 J4 IDC 2x25-Pin external expansion connector ADDIO16 Cypress FX-2 LP and USB basics Clocking Fpga designs FX-2/FPGA slave Fifo connection Introduction to example Fpga designs ISE Generate Programming File Properties Gen. Opt Fpga source code copyright information Disclaimer of warrantyFpga source code license Files and modules Design usbs6socSrc/wishbonepkg.vhd Src/usbs6soctop.vhd Src/wbintercon.vhdSrc/wbmafx2.vhd Src/wbslbram.vhd Src/wbslmcb.vhd Src/wbsluart.vhdSrc/xiluartmacro Src/xilmcbmig Signals appusbh2ppktcounto70 and appusbp2hpktcounto70 Wishbone transactions Wishbone signals driven by the master Wishbone signals driven by slaves Design usbs6bram Example Src/usbs6bramtop.vhd Src/simtb/wbslbramtb.vhdUsbs6bram.xise Usbs6bram.ucf Wbslbramtb.cmd Introduction Changes to previous versions Driver installation WindowsRequirements Build UDK Lets assume to use c\\udkapi Linux Drivers PCI Makefile creation and build Preliminary Use APIs in own projects Add project to UDK build API Functions in detail API Error handling++ and .NET API GetLastErrorCode Error code Kind of errorGetLastErrorText Methods/Functions Init Device enumerationDeInit Enumerate DeviceType DescriptionGetDeviceCount Static unsigned int ceDeviceGetDeviceCount GetDevice Static ceDevice *ceDeviceGetDeviceunsigned int uiIdx Information gathering GetUDKVersionStringGetDeviceUID GetDeviceName Constant Bus GetBusTypeGetMaxTransferSize Using devices OpenClose Void ceDeviceOpen ReadRegister WriteRegisterReadBlock WriteBlock ResetFPGA EnableInterruptWaitForInterrupt SetTimeOut ProgramFPGAFromBINProgramFPGAFromMemory ProgramFPGAFromMemoryZ EnableBurst Void ceDeviceEnableBurstbool bEnable UDKLab Introduction Main screen UDKLab Main Screen Using UDKLab Device selection flow Fpga configuration Prepare to work with device Fpga design flashing Projects Sequence contents Add new initializing task Content panel Sequence start Register entry Register panel Data area entry Data area panel Using SPI-Flash for configuration How to store configuration data in SPI-Flash M25P16 Fpga Connection Jtag Signal Name IO pairing and etch length report J3 VG-96 pin connector Differential pairs 28 IN, 12 IN/OUTNet name Direction 52.506 Etch Length mm B18 J4 IDC-50 pin connector Differential pairs 17 IN/OUT Direction Fpga Bank Etch Length mm A28 Addio 42.990 Mechanical dimensions USBS6 mechanical dimensions in mm Table of contents Table of Contents USB PCI ++ API