Output Indicators
6Output Indicators
6.1Voltage Regulator Ready (VR_Ready) - REQUIRED
The VRM/EVRD VR_Ready signal is an output signal that indicates the
The platform VR_Ready signal(s) will be connected to logic to assert CPU or system PWRGD. The value of the resistor and the
Table
Symbol | Parameter | Min | Max | Units |
|
|
|
|
|
IOL | Output Low Current | 1 | 4 | mA |
VOH | Output High Voltage | 0.8 | 3.465 | V |
VOL | Output Low Voltage | 0 | 0.4 | V |
6.2Voltage Regulator Hot (VR_hot#) - PROPOSED
The VRM/EVRD VR_hot# signal is an output signal that is asserted low when a thermal event is detected in the converter. Assertion of this signal will be used by the system to minimize damage to the converter due to the thermal conditions. Table
1.1V/1.2 V. For platforms using a voltage higher than 1.1 V /1.2 V, a voltage level translation is required. Processors do not tolerate such voltage levels directly. Consult the appropriate PDG.
Table
Symbol | Parameter | Min | Max | Units |
|
|
|
|
|
IOL | Output Low Current | 19.9 | 30 | mA |
VOH | Output High Voltage | 0.8 | 3.465 | V |
VOL | Output Low Voltage | 0 | 0.4 | V |
Each customer is responsible for identifying maximum temperature specifications for all components in the VRM/EVRD design and ensuring that these specifications are not violated while continuously drawing specified Icc (TDC) levels. In the occurrence of a thermal event, a thermal sense circuit may assert the processor’s FORCEPR# signal immediately prior to exceeding maximum VRM, baseboard, and/or component thermal ratings to prevent heat damage. The assertion may be made through direct connection
37 |