IXP1200 Network Processor Family ATM OC-3/12/Ethernet IP Router Example Design

Entry

Description

 

 

Next

Address of the next entry in the chain of entries that hash to the same row. 0 indicates no

next entry. (21 bit SRAM address)

 

 

 

Key

Hash key used to find this entry, also used to confirm arrival at the desired entry. Key =

(atm_header & 0xFFFFFFF0) port#

 

 

 

Buffer Offset

Indicates which 64-bit DRAM word in the buffer should receive the next payload. On

completion of PDU assembly, this field is copied to the buffer descriptor.

 

 

 

Buffer Index

Buffer descriptor (and data buffer) to be used by ATM Receive to deposit payloads on this

VC.

 

 

 

LLC/SNAP

1: LLC0_IP, LLC1_IP

else: available for other patterns

 

 

 

 

Queue To StrongARM core "Q" flag

Q

1: queue all traffic to core

 

0: do not queue to core

 

 

AAL

5: ATM Adaptation Layer 5

0: VC is not open

 

 

 

CRC

The CRC-32 syndrome associated with the PDU. It is saved in the VC table entry after a cell

is moved, and then retrieved and used when the next cell in the PDU is received.

 

 

 

 

The last four bytes of the previous cell in this PDU. Used during re-assembly of PDUs to

Cell Data11

allow 8-byte quadword burst writes to DRAM without using DRAM Read/Modify/Write

 

instructions.

 

 

Figure 24. VC Lookup Table Entry (VC_TABLE_LINEAR)

0

1

2

3

3

2

2

2

2

2

2

2

2

2

2

1

1

1

1

1

1

1

1

1

1

9

8

7

6

5

4

3

2

1

0

1

0

9

8

7

6

5

4

3

2

1

0

9

8

7

6

5

4

3

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Buffer Offset

 

 

 

 

 

 

 

 

Buffer Index

 

 

 

 

 

 

LLC/SNAP

Q

 

AAL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CRC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Cell data11

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Entry

Description

 

 

Buffer Offset

Indicates which 64-bit DRAM word in the buffer should receive the next payload. On

completion of PDU assembly, this field is copied to the buffer descriptor.

 

 

 

Buffer Index

Buffer descriptor (and data buffer) to be used by ATM Receive to deposit payloads on this VC.

 

 

LLC/SNAP

1: LLC0_IP, LLC1_IP

else: available for other patterns

 

 

 

 

Queue To StrongARM core "Q" flag

Q

1: queue all traffic to core

 

0: do not queue to core

 

 

Application Note

33

Modified on: 3/20/02,

Page 33
Image 33
Intel IXP1200 manual Buffer Offset Buffer Index, Cell data11 Entry Description