Global Counter Enable and Flags, Counter Flags | Intel IXP1200

IXP1200 Network Processor Family ATM OC-3/12/Ethernet IP Router Example Design

4.8.2.3Global Counter Enable and Flags

Global Counter Enable and Flags

COUNTERS_ENABLE_MASK is the global counter enable and is set via a #define statement in system_config.h:

#define Statement	Description

COUNTERS_ENABLE_MASK 0xFFFFFFFF	Enable all counters (default).

COUNTERS_ENABLE_MASK 0	Disable all counters.

To enable a counter for a command:

1.Ensure that the COUNTERS_ENABLE_MASK is set to enable.

2.Set the individual command’s IN_ENABLE_FLAGS parameter to match the COUNTERS_ENABLE_MASK definition.

Counter Flags

The counters are enabled by membership in the “counter groups” enumerated in the table; the counter groups are enabled by having their corresponding bit set in the

COUNTERS_ENABLE_MASK.

The default COUNTERS_ENABLE_MASK enables all the error counters and disables all the normal counters in an effort to record abnormal events without a measurable performance impact.

For example, the following definition enables just the cell and packet drop related counters.

#define COUNTERS_ENABLE_MASK (COUNT_CELL_DROP COUNT_PACKET_DROP)

For the benefit of counters_print(), system_config.h also defines a string for each counter. For example:

#define COUNTER_STRING2 "ATM_RX_CELL_DROP_VC_CLOSED"

While this could be any string, in the interest of brevity, generally just the name of the associated counter handle is used.

The counters are partitioned into 10 groups - each group with a unique flag:

Counter	Group	Description

COUNT_CELL	(1 << 1)	normal per-cell activity

COUNT_CELL_DROP	(1 << 2)	dropped cells

COUNT_PACKET	(1 << 3)	normal per-packet activity

COUNT_PACKET_DROP	(1 << 4)	dropped packets

COUNT_BUFFER	(1 << 5)	normal buffer (push/pop) activity

COUNT_BUFFER_FAIL	(1 << 6)	buffer subsystem failures

COUNT_QUEUE	(1 << 7)	normal enqueue/dequeue events

48	Application Note

Modified on: 3/20/02,

Image 48

Intel IXP1200 Global Counter Enable and Flags, Counter Flags, #define Statement Description, Counter Group Description

Contents

IXP1200 Network Processor Family Application Note Contents Virtual Circuit Lookup Table Cache Limitations Figures Introduction Purpose of ATM Example DesignScope of Example Design Configuration Description BackgroundSupported / Not Implemented Functions Ethernet, IP and AAL5 Protocol Processing Frame and PDU Length vs. IP Packet Length SAR Expected Ethernet Transmit Bandwidth Frame and PDU Length vs. IP Packet Length Execution Environment Software Developer’s Workbench ATM Data Stream Dialog Box System Overview System Programming ModelHardware StrongARM Core Software System Programming Model Software Partitioning ATM TX Lookup Tables Data Flow ATM to Ethernet Data FlowVC Lookup IP Lookup Table ATM to Ethernet Processing Steps StrongARM Core Initialization Ethernet to ATM Data Flow Microengine Functional Blocks Microengine InitializationATM Receive Microengine Structure High Level Algorithm OC-12 Port OC-3 Ports ATM Transmit Microengine ATM Transmit High Level Algorithm IP-Router Microengine Ethernet Receive Microengine Ethernet Transmit Microengine Ethernet Receive StructureEthernet Receive High Level Algorithm CRC-32 Calculations using IXP1240/1250 Hardware Ethernet Transmit StructureCRC-32 Hardware Checking on Receive Bytes Big Endian Diagram First Cell of a PDU in Rfifo and in Dram CRC-32 Hardware Generation on Transmit Transmit Alignment CRC-32 Checker and Generator Microengines Soft-CRC Functional Differences between Checker and Generator Software Subsystems & Data Structures Virtual Circuit Lookup Table atmvctable.ucCRC-32 Checker and Generator High Level Algorithm CRC-32 Computation Vctablehashed Structure Vctablelinear Structure Primary VC Table VC Table Management API atmutils.c VC Table Entry Entry Description Buffer Offset Buffer IndexCell data11 Entry Description VC Cache Function 1.1 OC-12 Configuration 1.2 OC-3 ConfigurationVirtual Circuit Lookup Table Cache VC Cache Structure IP Lookup Table VC Cache APIIP Table Function IP Table Structure IP Table Management API RoutetableinitMtuchange Atmrouteadd Enetrouteadd RtentinfoRoutedelete Rthelp Sram Buffer Descriptors and Dram Data Buffers 2 3 4 5 6 7 8 Sram Buffer Descriptor Format Next BD Last Quad Queue IndexATM Header Entry Description Dram Data Buffer Format 2 3 4 5 6 7 8 Bytes2 3 4 Enet SrcAdr Sequence Numbers sequence.uc System Limit on Packet BuffersSequencehandle Usage API Call Description Message Queues msgq.uc Usage ModelExample Step Sequence Operation Bakery Line Analogy Msgqhandle Parameters MsgqinitqueueMsgqinitregs Msgqsend Msgqreceive Ramoption 1.1 Features Feature DescriptionBuffer Descriptor Queues bdq.uc BDQ Management Macros Counters Count Global Parameters Use of the Counter SubsystemCounter Base Address Counter Index Global Counter Enable and Flags Counter Flags#define Statement Description Counter Group Description Counters.uc Counterreset CounterincPortcounterinc Portcounterinc Algorithm Intotaldiscards Counters.c Countersinit Countersprint Global $transfer Register Name Manager xfer.uc Atmtxcrcbadbd Mutex Vectors MutexvectorinitMutexvectorenter Mutexvectorexit Project Configuration / Modifying the Example Design Inter-Thread SignallingProjectconfig.h Testing Environments Systemconfig.hSwitching Between Hardware Configurations Simulation Support Scripts, etc LimitationsExtending the Example Design Document Conventions Acronyms & DefinitionsByte 10 11 12 13 14 15 16 ... Bytes Related Documents Title Description