IXP1200 Network Processor Family ATM OC-3/12/Ethernet IP Router Example Design
38 Application Note

Modified on: 3/20/02,

4.4 SRAM Buffer Descriptors and DRAM Data Buffers

SRAM Buffer Descriptors and DRAM Data Buffers are a fundamental component of this design.

Each descriptor occupies 16 bytes of SRAM, and is used as a handle to describe and manage the

buffer. Each data buffer occupies 2K bytes of DRAM and holds the PDU payloads.

Figure 25. IP Route Table Entry - ATM Destination

01234567891
01
11
21
31
41
51
61
71
81
92
02
12
22
32
42
52
62
72
82
93
03
1Bytes ->
ATM Bi t +
MTU Queue
Index ATM
Header IP Dest IP Mask IP
Gateway LLC High LLC Low
Entry Description
ATM bit + MTU 0x80000000 | MTU
Queue Index queue index (16 bits)
ATM Header ATM header for this VC, sans PTI bits
IP Dest IP destination address (32 bits)
IP mask IP subnet mask (32 bits)
IP Gateway IP next hop gateway (32 bits)
LLC High upper 32 bits of LLC/SNAP header
LLC Low lower 32 bits of LLC/SNAP header

Figure 26. IP Route Table Entry - Ethernet Destination

01234567891
01
11
21
31
41
51
61
71
81
92
02
12
22
32
42
52
62
72
82
93
03
1Bytes ->
ITF MAC DA
(0-3) 0
MAC DA (4,5)
IP Dest IP Mask IP
Gateway MAC SA
(0-3)
MAC SA (4,5)
MTU
Entry Description
ITF Output interface (32 bits).
MAC DA 0-3 Upper 32 bits of the destination MAC address.
MAC DA 4-5 Lower 16 bits of the destination MAC address.
IP Dest IP destination address (32 bits).
IP Mask IP subnet mask (32 bits)
IP Gateway IP next hop gateway (32 bits).
MAC SA 0-3 Upper 16 bits of this gat eway’s source MAC address.
MAC SA (4,5) Lower 32 bits of this gateways source MAC address.
MTU Maximum packet size.