TIMER/COUNTER Mode 2 Operation ±4, 108 | Mitsubishi DS907x SIP

USER'S GUIDE

Mode 1

Mode 1 for both programmable timers operates in an identical fashion described for Mode 0, except Mode 1 configures a 16±bit timer/counter register. In this case, for Timer 0, TH0 contains the most significant eight bits of the count value while TL0 holds the least significant eight bits. Timer 1 uses TH1, TL1 in an identical fashion in Mode 1. Figure 13±3 is also a diagram depicting op- eration in Mode 1 for the timer/counters.

Mode 2

The selection of Mode 2 configures an 8±bit timer/ counter with automatic reload of a value preset by soft-

ware. Figure 13±4 illustrates a functional block diagram of this operational mode. When Timer 0 is used in Mode 2, TL0 is incremented as each count is received. When the value of 0FFH (all 1's) is reached, TF0 will be set on the next count and the reload value held in TH0 will be transferred into TL0. TH0 remains unchanged until it is modified by the application software.

Timer 1 operates in an identical fashion when it is set for operation in Mode 2.

TIMER/COUNTER MODE 2 OPERATION Figure 13±4

		TF0	INTERRUPT
	7	TL0	0
	RELOAD
		TH0
	T0
			1
			MUX
		DIVIDE	0
	OSC.	DIVIDE
	OSC.	BY 12	TR0
		BY 12	TR0

1 IF C/T = 1

0 IF C/T = 0

GATE

INT0 PIN

050396 107/173

108

Image 108

Mitsubishi DS907x SIP, DS5000TK manual TIMER/COUNTER Mode 2 Operation ±4, 108

Contents

Table of Contents Introduction Software SecuritySeparate ADDRESS/DATA BUS Large Nonvolatile Memory IN±SYSTEM LoadingHigh Reliability Operation Module Description ON±BOARD Memory Package Product Description DS5000FP Soft Microprocessor ChipDS5000T Soft Microcontroller Module DS2250T Soft Microcontroller Module DS2251T 128K Soft Microcontroller Module DS5002FP Secure Microprocessor ChipDS2252T Secure Microcontroller Module Selection Guide Chip Description Maximum Speed Part NumberModule Description Speed Clock Part Number Secure Microcontroller Architecture Secure Microcontroller Architectural Block Diagram Figure Timed Access Logic Parallel I/OProgram/Data RAM Interface High±Reliability Circuitry Watchdog Timer Resident Loader ROM Programmers Guide Secure Microcontroller Memory OrganizationSecure Microcontroller Memory MAP ±1 Internal Registers Scratchpad Register MAP ±2 Program and Data Memory PSW.4±3 R1±R0 Register Bank SelectBank Starting Address R0 DS5000 Series Memory Organization Important Application Note DS5000 Series Memory MAP ±3 Memory map. The first is the EA pin. The second isOverrides the condition of the EA pin as well DS5000 Memory Map Control DS5000 Series Mcon Register ±4 Bit DescriptionPA3 DS5001/DS5002 Memory Organization MCON.3RA32/8 MCON.2 ECE2 RG1 RG0 Range CE1 Access CE2 Access PA3 PA2 PA1 PA0 Partition BYTE±WIDE BUS Memory MAP Msel RG1 RG0 Program Data Program Access Data Access Partitionable Memory MAP for DS5001/DS5002 Series ±5CE1 CE3 CE4 CE1 CE2 CE3 NON±PARTITIONABLE Memory MAP for DS5001, DS5002 Series ±6 DS5001/DS5002 Memory Mapped Peripherals Peripheral Enables in the Data Memory MAP ±7 DS5001/DS5002 Memory Map Control DS5001/DS5002 Series Mcon Register ±8 PA3 PA2 PA1 PA0 RG1 PESMCON.3 RG1 MCON.2 PES Loading and Reloading Program Memory RPCTL.5 ExbsRPCTL.4 RPCTL.0 RG0 050396 23/173 Reloading Portions of a DS5000 Series Device ±10 Soft Reload of a DS5001/DS5002 Reloading a DS5001/DS5002 Series Device ±11 Special Function Registers DS5000 Series Special Function Register MAP ±12 ECE2 DS5001/DS5002 Series Special Function Register MAP ±13 CRC Power Control Register Label Pcon Register Address 087H PCON.3EPFW PCON.2 EWTPCON.1 Stop PCON.0 IDL Timer Control Register Label Tcon Register Address 088H Timer Mode Register Label Tmod Register Address 089HTCON.0 IT0 Gate Serial Control Register LabelSCON Register Address 098H Interrupt Enable Register LabelIE Register Address 0A8HSCON.0 ET1 Interrupt Priority Register LabelIP Register Address 0B8H DS5001 CRC Register Label CRC Register Address 0C1HRNGE3±0 CRC.1 MDM DS5000 Memory Control Register LabelMCON Register Address 0C6HPA3 PA2 PA1 PA0 RA32/8 DS5001 Mcon Register Label Mcon Register Address 0C6HMCON.0 Accessed by Movx instructions on the Byte±wide bus Program Status Word Register LabelPSW Register Address 0D0H DS5001/DS5002 RPC Control Register Label Rpctl Register Address 0D8HRPCTL.7 RNR RPCTL.3 IBI DS5001/DS5002 RPC Status Register Label RPS Register Address 0DAHRPCTL.1 Rpcon IA0 RPS.1 IBFRPS.0 OBF Instruction SET Addressing ModesADD A, R4 Setb 00H ±20 Branch to the location PC+2 ± AddressingAcall 100H Call to the subroutine at Address Instructions That Affect Flag Settings Program Status FlagsFlags Instruction OV AC Memory Interconnect Recommended SRAMs for USE with Soft Microcontrollers ±1Data Reten Part Tion Current RAM Size Vendor 25C 40C 70C DS5000 Series Module Block Diagram ±2 Memory Interconnect of the DS5000FP ±1 Óóóóóóóóó Ó Memory Interconnect of the Partitionable DS5001/DS5002 ±3 Óóóóóóóó 52 14Ó GND Memory Interconnect Using the 128K Sram ±5 DS2251T±128 Block Diagram ±6 DS2252T±32 Block Diagram ±7 Ôôôôôô LITHIUM/BATTERY Backup Battery Backed CircuitsData Retention Power Supply Slew Rate ±1 Battery Attach ProcedureBattery Lifetime Battery attached 54 * 10±3 180 * 10±32400 + 75 * 10±9 * 24 21.68 * 10±3 Lithium Battery Usage Freshness Seal Power Management Idle ModeCONTROL/STATUS Bits for Power Control ±1 Bit Description ªPower On Resetº Stop Mode Mode Program ALE Psen MemoryPIN States in IDLE/STOP Modes ±1 PCON.3 Epfw Secure Microcontroller Power Cycling Timing ±2 Voltage Monitoring Circuitry Power Fail Interrupt Total Power FailurePartial Power Failures Vpfw threshold is above the specified minimum Secure Microcontroller Power Management ±3 Reset Vector Timed Access Timed Access ±1Software Control Timed Access Protected Control Bits ±1 BIT Name Micro Version Location Description 050396 66/173 Watchdog Timer ±2 0C7H, #055H 2nd TA ValueIP.7 Watchdog Timer Control Bits CRC Memory Verification DS5001 CRC Register Address 0C1h Range 3±0CRC.1 CRC.0 CRC Code Example ±3 This routine tests the CRC±16 circuit in the DS5001FP Feature Firmware SecuritySecurity Overview DS5001 DS5000 DS5002 Security Lock RAM MemoryEncrypted Memory DS5000 Software Encryption Block Diagram ±1 DS5002 Software Encryption Block Diagram ±2 050396 74/173 Encryption Algorithm Encryption KeyEncryption Key Selection and Loading Dummy Bus Access Dummy BUS Access Timing ±3 On±chip Vector RAM Self±Destruct InputMicroprobe/Die Top Coating Random Number Generator Security Summary by Part DS5000FP / DS5000T / DS2250TDS5001FP / DS2251T Application Advanced Security Techniques Change Code External CircuitsTamper Protection Reset Conditions Reset SourcesReset Status Bits ±1 Special Function Register Reset States ±1 Reset Condition Reset TypeRegister Power On Reset Power on Reset Timing ±2Chanical and some time is required to get the mass No±VLI Power On Reset External ResetWatchdog Timer Reset Application Reset Routine Example Memory Interrupts TIMERS/SERIAL ProtectionMemory Map Interrupts Timed ± DS5000 only Timers Tively. Shown here is an example of Timer and SerialMicroprocessor disables timer activity excluding Protection Interrupt Source Enable BIT Location InterruptsInterrupt Sources Interrupt Source Vector Address Flag Flag Location Timer Interrupts Power±fail Warning InterruptMachine cycle when the interrupts are enabled. INT0 is External Interrupts Simulated Interrupts Interrupt Request Sources ±1 Interrupt Enable Control Bits ±2 Bit Description ET0EX0 Interrupt Priorities Interrupt Priority Control Bits ±3 Bit DescriptionPriority Flag Interrupt Source IP.4 Interrupt Acknowledge Interrupt Acknowledge Sequence ±4Flag Vector Address Interrupt Source 050396 94/173 Parallel I/O Overview Port 0 Functional Circuitry ±1PIN Name Function Port 1 Functional Circuitry Port 2 Functional Circuitry Port 3 Functional Circuitry Output Functions Parallel Port Output Buffers Ports 1, 2, and 3 ±2 Input Function READ±MODIFY±WRITE Instructions Reprogrammable Peripheral Controller RPCMnemonic Description Port 0 D0±7 USE of the RPC Mode ±3 USE of the RPC Mode ±4Command RPC Interrupts RPC Status Register ± Status Address 0DAH ±5 ST7 ST6 ST5 ST4 IAO IBF OBF RPC Protocol DMA OperationDbbout 103 Port 2 becomes the control signals as shown in ±3 RPC Control Register ± Rpctl Address 0D8H ±6RNR Exbs IBI DMA Rpcon RG0 Rpcon bit is set Programmable Timers Functional Description TMOD.6 Timer TMOD.2 TimerTmod Register Control BIT Summary ±1 Bit Description Tcon Register CONTROL/STATUS Bits ±2 TMOD.5, TMOD.4TMOD.1, TMOD.0 TIMER/COUNTER Mode 0 and 1 Operation ±3 ModeScribed for TR0, TF0, and INT0 107 TIMER/COUNTER Mode 2 Operation ±4 108 Timer 0 Mode 3 Operation ±5 109 Mode SYNC/ASYNC Baud Clock Serial I/O Function DescriptionSerial Port Operating Modes ±1 START/STOP Mode Function Word Length Period Mode Sync Bits CLK Async Timer 1 OverflowSerial Port Control Register ±1 Bit Description ªXmit Bit 8º SCON.2 RB8 SCON.1SCON.0 Baud Rate Generation Timer 1 Baud Rate Generation ±2 Synchronous Operation ModeSmod Timer TH1 Baud Rate BPS 114 Mode 0 Block Diagram and Timing ±2 115 Asynchronous Operation 116 Mode 2 Smod BRG Clock117 Serial Port Mode 1 Block Diagram ±3 118 MODE2 and 3 Block Diagram ±4 119 Mode Function Word Length Baud Clock Application Serial Port InitializationSerial I/O Operating Modes SM0 SM1 SM2 REN TB8 RB8ET1 EX1 ET0 EX0 PT1 PX1 PT0 PX0 Smod POR PFW WTR Epfw EWT Stop IDL TF1 TR1 TF0 TR0IE1 IT1 IE0 123 CPU Timing Oscillator Crystal Connection ±1Clock Source Input ±2 XTAL1 Instruction Timing 125 BYTE±WIDE RAM Instruction Execution Timing ±3 Expanded Program Memory Timing126 Expanded Program Memory Fetch ±4 127 Expanded Data Memory Read ±5 Expanded Data Memory Write ±6128 Expanded Data Memory Timing Complete RD cycle, including activation of ALE and RD129 Invoking the Bootstrap Loader Program Loading IntroductionDS5000FP DS5001/2FP 130 DS5000 Series DS5001/DS5002 SeriesExiting the Loader 131 132 MODEM=1 PROG=0 Serial Program Load Mode Serial Load Configuration ±2133 AUTO±BAUD Rate Detection Baud RateCrystal Freq MHz 300 1200 2400 57600 Bootstrap Loader Initialization Command Line InterfaceCommand Line Syntax Command Function Version Command Summaries Begin±address end±address→ 000AH AB → 00ABH ABC → 0ABCH Abcd → 0ABCDH Abcde → 0BCDEH Byte begin±address end±address Byte±1 byte±2 byte±3 byte±4 byte±5Byte P0 value P1 value P2 value P3 value Xon/Xoff CRC/MCON/MSL/RPCTL byteMcon MSL Error Messages Eargreq EextargEillcmd Eillopt Intel HEX File Format 140 Parallel Program Load Configuration ±3 Parallel Program Load OperationParallel Program Load Cycles ±4 141 Parallel Program Load Mode Mode RST Psen Prog8751±COMPATIBLE Program Load Cycles ±3 P2.7 P2.6 P2.5 RPC Program Mode Operation Parallel Programming ConcernsPulses specified, each with a low time of 90 to 143 DS5000T/DS2250T Functional Block Diagram ±1 REAL±TIME ClockDS1215 Phantom Time Chip 144 145 Pattern Comparison Register Description ±2 146 DS1215 Register Entry Flowchart ±3 147 DS1215 Time Registers Description ±4 RegistersSpecial Bits 148 Time Register Examples ±5 149 DS1283 Watchdog Timekeeper Chip 150 DS2251T/DS2252T RTC Block Diagram ±6 Memory MAP151 DS1283 REAL±TIME Clock Memory MAP ±7 152 DS1283 REAL±TIME Clock Command Register ±8 Alarm Maskbit Operation ±9 Alarm ConditionDS1283 RTC Interrupts Mask Application Using the DS5000T RTC DS1215 Example 155 Wbyte 156 RET 157 158 Application Using the DS2251T RTC DS1283 Example 159 160 161 162 163 Troubleshooting Unexplained Device ResetsRAM Loses Data When Powered Down Time Microcontroller Reads the Wrong Time Unable to Invoke Stop Mode Serial Port does not WorkProgram will not Execute High Current Drain in Stop Mode Data is Lost or CorruptedINT0 is Stuck LOW on DS2252T DS5000TK KIT does not Respond to KIT5K Software DOS Instruction SET Details Mnemonic Instruction Code HEX Byte Cycle Explanation DA a CLR a CPL a RL a RLC aRR a RRC a Mnemonic Instruction Code HEX Byte CLR bit Bit = Setb bit Bit =CPL bit Bit = bit ANL C, bit = C and bit RET RetiDptr NOP