DS5000 Memory Map Control, PA3 | Mitsubishi DS907x SIP, DS5000TK

USER'S GUIDE

case is to select a Range of 8K, and to choose a Parti- tion of greater than 8K. This will result in the Range as the limiting factor. Addresses above the Range will auto- matically be deflected to the Expanded bus. No data memory will be allocated in NV RAM for this configura- tion.

DS5000 Memory Map Control

The Partition and Range can be selected using the Bootstrap Loader discussed in a later section. In addi-

tion, the Partition can be selected or modified by the ap- plication software and CE2 is normally software con- trolled. However, in either case, the MCON SFR is used to choose these settings. The MCON is summarized in the SFR section below, but appears here also.

DS5000 SERIES MCON REGISTER Figure 4±4

Bit Description:

MCON.7±4:	PA3±0
ªPartition Addressº:	Use to select the starting address of Data Memory in Embedded RAM. Pro-
	gram space lies below the Partition address.
	Selection:
	PA3	PA2	PA1	PA0	Partition Address
	0	0	0	0	0000H
	0	0	0	1	0800H
	0	0	1	0	1000H
	0	0	1	1	1800H
	0	1	0	0	2000H
	0	1	0	1	2800H
	0	1	1	0	3000H
	0	1	1	1	3800H
	1	0	0	0	4000H
	1	0	0	1	4800H
	1	0	1	0	5000H
	1	0	1	1	5800H
	1	1	0	0	6000H
	1	1	0	1	6800H
	1	1	1	0	7000H*
	1	1	1	1	8000H*
	*A 4K byte increment (not 2K bytes) in the Partition Address takes
	place between bit field values 1110B and 1111B.
Initialization:	Set to all 1's on a No VLI Power On Reset or when the Security Lock bit is
	cleared to a 0 from a previous 1 state. These bits are also set to all 1's when
	any attempt is made to have them cleared to all 0's with the SL bit set to a 1
	(illegal	condition).
Read Access:	May be read anytime.
Write Access:	PAA bit must = 1 in order to write PA3±0. Timed Access is not required to
	write to PA3±0 once PAA = 1.

050396 15/173

16

Image 16

Mitsubishi DS907x SIP, DS5000TK manual DS5000 Memory Map Control, DS5000 Series Mcon Register ±4 Bit Description, PA3

Contents

Table of Contents Software Security IntroductionSeparate ADDRESS/DATA BUS Large Nonvolatile Memory IN±SYSTEM LoadingHigh Reliability Operation Module Description ON±BOARD Memory Package Product Description DS5000FP Soft Microprocessor ChipDS5000T Soft Microcontroller Module DS2250T Soft Microcontroller Module DS5002FP Secure Microprocessor Chip DS2251T 128K Soft Microcontroller ModuleDS2252T Secure Microcontroller Module Selection Guide Chip Description Maximum Speed Part NumberModule Description Speed Clock Part Number Secure Microcontroller Architecture Secure Microcontroller Architectural Block Diagram Figure Timed Access Logic Parallel I/OProgram/Data RAM Interface High±Reliability Circuitry Watchdog Timer Resident Loader ROM Programmers Guide Secure Microcontroller Memory OrganizationSecure Microcontroller Memory MAP ±1 Internal Registers Scratchpad Register MAP ±2 PSW.4±3 R1±R0 Register Bank Select Program and Data MemoryBank Starting Address R0 DS5000 Series Memory Organization Important Application Note Memory map. The first is the EA pin. The second is DS5000 Series Memory MAP ±3Overrides the condition of the EA pin as well DS5000 Series Mcon Register ±4 Bit Description DS5000 Memory Map ControlPA3 DS5001/DS5002 Memory Organization MCON.3RA32/8 MCON.2 ECE2 RG1 RG0 Range CE1 Access CE2 Access PA3 PA2 PA1 PA0 Partition BYTE±WIDE BUS Memory MAP Msel RG1 RG0 Program Data Program Access Data Access Partitionable Memory MAP for DS5001/DS5002 Series ±5CE1 CE3 CE4 CE1 CE2 CE3 NON±PARTITIONABLE Memory MAP for DS5001, DS5002 Series ±6 DS5001/DS5002 Memory Mapped Peripherals Peripheral Enables in the Data Memory MAP ±7 DS5001/DS5002 Memory Map Control DS5001/DS5002 Series Mcon Register ±8 PA3 PA2 PA1 PA0 RG1 PESMCON.3 RG1 MCON.2 PES Loading and Reloading Program Memory RPCTL.5 ExbsRPCTL.4 RPCTL.0 RG0 050396 23/173 Reloading Portions of a DS5000 Series Device ±10 Soft Reload of a DS5001/DS5002 Reloading a DS5001/DS5002 Series Device ±11 Special Function Registers DS5000 Series Special Function Register MAP ±12 ECE2 DS5001/DS5002 Series Special Function Register MAP ±13 CRC Power Control Register Label Pcon Register Address 087H PCON.3EPFW PCON.2 EWTPCON.1 Stop PCON.0 IDL Timer Control Register Label Tcon Register Address 088H Timer Mode Register Label Tmod Register Address 089HTCON.0 IT0 Gate Serial Control Register LabelSCON Register Address 098H Interrupt Enable Register LabelIE Register Address 0A8HSCON.0 ET1 Interrupt Priority Register LabelIP Register Address 0B8H DS5001 CRC Register Label CRC Register Address 0C1HRNGE3±0 CRC.1 MDM DS5000 Memory Control Register LabelMCON Register Address 0C6HPA3 PA2 PA1 PA0 RA32/8 Label Mcon Register Address 0C6H DS5001 Mcon RegisterMCON.0 Accessed by Movx instructions on the Byte±wide bus Program Status Word Register LabelPSW Register Address 0D0H DS5001/DS5002 RPC Control Register Label Rpctl Register Address 0D8HRPCTL.7 RNR RPCTL.3 IBI DS5001/DS5002 RPC Status Register Label RPS Register Address 0DAHRPCTL.1 Rpcon IA0 RPS.1 IBFRPS.0 OBF Instruction SET Addressing ModesADD A, R4 Setb 00H ±20 Branch to the location PC+2 ± AddressingAcall 100H Call to the subroutine at Address Program Status Flags Instructions That Affect Flag SettingsFlags Instruction OV AC Memory Interconnect Recommended SRAMs for USE with Soft Microcontrollers ±1Data Reten Part Tion Current RAM Size Vendor 25C 40C 70C DS5000 Series Module Block Diagram ±2 Memory Interconnect of the DS5000FP ±1 Óóóóóóóóó Ó Memory Interconnect of the Partitionable DS5001/DS5002 ±3 Óóóóóóóó 52 14Ó GND Memory Interconnect Using the 128K Sram ±5 DS2251T±128 Block Diagram ±6 DS2252T±32 Block Diagram ±7 Ôôôôôô Battery Backed Circuits LITHIUM/BATTERY BackupData Retention Power Supply Slew Rate ±1 Battery Attach ProcedureBattery Lifetime Battery attached 180 * 10±3 54 * 10±32400 + 75 * 10±9 * 24 21.68 * 10±3 Lithium Battery Usage Freshness Seal Power Management Idle ModeCONTROL/STATUS Bits for Power Control ±1 Bit Description ªPower On Resetº Stop Mode Mode Program ALE Psen MemoryPIN States in IDLE/STOP Modes ±1 PCON.3 Epfw Secure Microcontroller Power Cycling Timing ±2 Voltage Monitoring Circuitry Power Fail Interrupt Total Power FailurePartial Power Failures Vpfw threshold is above the specified minimum Secure Microcontroller Power Management ±3 Reset Vector Timed Access ±1 Timed AccessSoftware Control Timed Access Protected Control Bits ±1 BIT Name Micro Version Location Description 050396 66/173 0C7H, #055H 2nd TA Value Watchdog Timer ±2IP.7 Watchdog Timer Control Bits CRC Memory Verification DS5001 CRC Register Address 0C1h Range 3±0CRC.1 CRC.0 CRC Code Example ±3 This routine tests the CRC±16 circuit in the DS5001FP Feature Firmware SecuritySecurity Overview DS5001 DS5000 DS5002 RAM Memory Security LockEncrypted Memory DS5000 Software Encryption Block Diagram ±1 DS5002 Software Encryption Block Diagram ±2 050396 74/173 Encryption Key Encryption AlgorithmEncryption Key Selection and Loading Dummy Bus Access Dummy BUS Access Timing ±3 On±chip Vector RAM Self±Destruct InputMicroprobe/Die Top Coating Random Number Generator DS5000FP / DS5000T / DS2250T Security Summary by PartDS5001FP / DS2251T Application Advanced Security Techniques External Circuits Change CodeTamper Protection Reset Sources Reset ConditionsReset Status Bits ±1 Reset Condition Reset Type Special Function Register Reset States ±1Register Power on Reset Timing ±2 Power On ResetChanical and some time is required to get the mass External Reset No±VLI Power On ResetWatchdog Timer Reset Memory Interrupts TIMERS/SERIAL Protection Application Reset Routine ExampleMemory Map Interrupts Timed ± DS5000 only Timers Tively. Shown here is an example of Timer and SerialMicroprocessor disables timer activity excluding Protection Interrupt Source Enable BIT Location InterruptsInterrupt Sources Interrupt Source Vector Address Flag Flag Location Timer Interrupts Power±fail Warning InterruptMachine cycle when the interrupts are enabled. INT0 is External Interrupts Simulated Interrupts Interrupt Request Sources ±1 ET0 Interrupt Enable Control Bits ±2 Bit DescriptionEX0 Interrupt Priorities Interrupt Priority Control Bits ±3 Bit DescriptionPriority Flag Interrupt Source IP.4 Interrupt Acknowledge Sequence ±4 Interrupt AcknowledgeFlag Vector Address Interrupt Source 050396 94/173 Parallel I/O Overview Port 0 Functional Circuitry ±1PIN Name Function Port 1 Functional Circuitry Port 2 Functional Circuitry Port 3 Functional Circuitry Output Functions Parallel Port Output Buffers Ports 1, 2, and 3 ±2 Input Function READ±MODIFY±WRITE Instructions Reprogrammable Peripheral Controller RPCMnemonic Description Port 0 D0±7 USE of the RPC Mode ±3 USE of the RPC Mode ±4Command RPC Interrupts RPC Status Register ± Status Address 0DAH ±5 ST7 ST6 ST5 ST4 IAO IBF OBF RPC Protocol DMA OperationDbbout 103 Port 2 becomes the control signals as shown in ±3 RPC Control Register ± Rpctl Address 0D8H ±6RNR Exbs IBI DMA Rpcon RG0 Rpcon bit is set TMOD.6 Timer TMOD.2 Timer Programmable Timers Functional DescriptionTmod Register Control BIT Summary ±1 Bit Description TMOD.5, TMOD.4 Tcon Register CONTROL/STATUS Bits ±2TMOD.1, TMOD.0 TIMER/COUNTER Mode 0 and 1 Operation ±3 ModeScribed for TR0, TF0, and INT0 107 TIMER/COUNTER Mode 2 Operation ±4 108 Timer 0 Mode 3 Operation ±5 109 Mode SYNC/ASYNC Baud Clock Serial I/O Function DescriptionSerial Port Operating Modes ±1 START/STOP Mode Function Word Length Period Mode Sync Bits CLK Async Timer 1 OverflowSerial Port Control Register ±1 Bit Description ªXmit Bit 8º SCON.2 RB8 SCON.1SCON.0 Baud Rate Generation Timer 1 Baud Rate Generation ±2 Synchronous Operation ModeSmod Timer TH1 Baud Rate BPS 114 Mode 0 Block Diagram and Timing ±2 115 Asynchronous Operation 116 Smod BRG Clock Mode 2117 Serial Port Mode 1 Block Diagram ±3 118 MODE2 and 3 Block Diagram ±4 119 Application Serial Port Initialization Mode Function Word Length Baud ClockSerial I/O Operating Modes SM0 SM1 SM2 REN TB8 RB8ET1 EX1 ET0 EX0 PT1 PX1 PT0 PX0 TF1 TR1 TF0 TR0 Smod POR PFW WTR Epfw EWT Stop IDLIE1 IT1 IE0 123 CPU Timing Oscillator Crystal Connection ±1Clock Source Input ±2 XTAL1 Instruction Timing 125 Expanded Program Memory Timing BYTE±WIDE RAM Instruction Execution Timing ±3126 Expanded Program Memory Fetch ±4 127 Expanded Data Memory Write ±6 Expanded Data Memory Read ±5128 Complete RD cycle, including activation of ALE and RD Expanded Data Memory Timing129 Invoking the Bootstrap Loader Program Loading IntroductionDS5000FP DS5001/2FP 130 DS5000 Series DS5001/DS5002 SeriesExiting the Loader 131 132 MODEM=1 PROG=0 Serial Load Configuration ±2 Serial Program Load Mode133 AUTO±BAUD Rate Detection Baud RateCrystal Freq MHz 300 1200 2400 57600 Bootstrap Loader Initialization Command Line InterfaceCommand Line Syntax Command Function Version Command Summaries Begin±address end±address→ 000AH AB → 00ABH ABC → 0ABCH Abcd → 0ABCDH Abcde → 0BCDEH Byte begin±address end±address Byte±1 byte±2 byte±3 byte±4 byte±5Byte P0 value P1 value P2 value P3 value Xon/Xoff CRC/MCON/MSL/RPCTL byteMcon MSL Error Messages Eargreq EextargEillcmd Eillopt Intel HEX File Format 140 Parallel Program Load Configuration ±3 Parallel Program Load OperationParallel Program Load Cycles ±4 141 Parallel Program Load Mode Mode RST Psen Prog8751±COMPATIBLE Program Load Cycles ±3 P2.7 P2.6 P2.5 RPC Program Mode Operation Parallel Programming ConcernsPulses specified, each with a low time of 90 to 143 DS5000T/DS2250T Functional Block Diagram ±1 REAL±TIME ClockDS1215 Phantom Time Chip 144 145 Pattern Comparison Register Description ±2 146 DS1215 Register Entry Flowchart ±3 147 DS1215 Time Registers Description ±4 RegistersSpecial Bits 148 Time Register Examples ±5 149 DS1283 Watchdog Timekeeper Chip 150 Memory MAP DS2251T/DS2252T RTC Block Diagram ±6151 DS1283 REAL±TIME Clock Memory MAP ±7 152 DS1283 REAL±TIME Clock Command Register ±8 Alarm Maskbit Operation ±9 Alarm ConditionDS1283 RTC Interrupts Mask Application Using the DS5000T RTC DS1215 Example 155 Wbyte 156 RET 157 158 Application Using the DS2251T RTC DS1283 Example 159 160 161 162 163 Troubleshooting Unexplained Device ResetsRAM Loses Data When Powered Down Time Microcontroller Reads the Wrong Time Serial Port does not Work Unable to Invoke Stop ModeProgram will not Execute High Current Drain in Stop Mode Data is Lost or CorruptedINT0 is Stuck LOW on DS2252T DS5000TK KIT does not Respond to KIT5K Software DOS Instruction SET Details Mnemonic Instruction Code HEX Byte Cycle Explanation DA a CLR a CPL a RL a RLC aRR a RRC a Mnemonic Instruction Code HEX Byte CLR bit Bit = Setb bit Bit =CPL bit Bit = bit ANL C, bit = C and bit Reti RETDptr NOP