Instruction Set
Instruction Types
10.4.5 Control Instructions
These instructions act on CPU registers and control CPU operation
during program execution.
Table
Instruction | Mnemonic | ||
|
| ||
Clear Carry Bit | CLC | ||
|
| ||
Clear Interrupt Mask | CLI | ||
|
| ||
No Operation | NOP | ||
|
| ||
Reset Stack Pointer | RSP | ||
|
| ||
Return from Interrupt | RTI | ||
|
| ||
Return from Subroutine | RTS | ||
|
| ||
Set Carry Bit | SEC | ||
|
| ||
Set Interrupt Mask | SEI | ||
|
|
|
|
Stop Oscillator and Enable |
| Pin | STOP |
IRQ | |||
|
| ||
Software Interrupt | SWI | ||
|
| ||
Transfer Accumulator to Index Register | TAX | ||
|
| ||
Transfer Index Register to Accumulator | TXA | ||
|
| ||
Stop CPU Clock and Enable Interrupts | WAIT | ||
|
|
|
|
MC68HC05RC16 — Rev. 3.0 |
| General Release Specification |
|
|
|
MOTOROLA | Instruction Set | 95 |