Instruction Set

10.5 Instruction Set Summary

Table 10-6. Instruction Set Summary

Source

Operation

Form

 

ADC #opr

ADC opr

ADC opr

Add with Carry

ADC opr,X

ADC opr,X

ADC ,X

ADD #opr

ADD opr

ADD opr

Add without Carry

ADD opr,X

ADD opr,X

ADD ,X

AND #opr

AND opr

AND opr

Logical AND

AND opr,X

AND opr,X

AND ,X

ASL opr

ASLA

ASLXArithmetic Shift Left (Same as LSL) ASL opr,X

ASL ,X

ASR opr

ASRA

ASRXArithmetic Shift Right

ASR opr,X

ASR ,X

BCC rel

Branch if Carry Bit Clear

BCLR n opr

Clear Bit n

BCS rel

Branch if Carry Bit Set (Same as BLO)

BEQ rel

Branch if Equal

BHCC rel

Branch if Half-Carry Bit Clear

BHCS rel

Branch if Half-Carry Bit Set

BHI rel

Branch if Higher

BHS rel

Branch if Higher or Same

Description

A (A) + (M) + (C)

A (A) + (M)

A (A) (M)

C 0

b7b0

C

b7b0

PC (PC) + 2 + rel ? C = 0

Mn 0

PC (PC) + 2 + rel ? C = 1

PC (PC) + 2 + rel ? Z = 1

PC (PC) + 2 + rel ? H = 0

PC (PC) + 2 + rel ? H = 1

PC (PC) + 2 + rel ? C Z = 0

PC (PC) + 2 + rel ? C = 0

Effect on

Address Mode

Opcode

Operand

 

CCR

 

 

 

 

 

 

 

 

 

 

 

H

I

N

Z

C

 

 

 

 

 

 

 

 

IMM

A9

ii

 

 

 

 

 

DIR

B9

dd

￿

￿

￿

￿

EXT

C9

hh ll

IX2

D9

ee ff

 

 

 

 

 

 

 

 

 

 

IX1

E9

ff

 

 

 

 

 

IX

F9

 

 

 

 

 

 

IMM

AB

ii

 

 

 

 

 

DIR

BB

dd

￿

￿

EXT

CB

hh ll

IX2

DB

ee ff

 

 

 

 

 

 

 

 

 

 

IX1

EB

ff

 

 

 

 

 

IX

FB

 

 

 

 

 

 

IMM

A4

ii

 

 

 

 

 

DIR

B4

dd

￿

EXT

C4

hh ll

IX2

D4

ee ff

 

 

 

 

 

 

 

 

 

 

IX1

E4

ff

 

 

 

 

 

IX

F4

 

 

 

 

 

 

DIR

38

dd

 

 

 

 

 

 

 

 

 

 

 

INH

48

 

￿

INH

58

 

 

 

 

 

 

IX1

68

ff

 

 

 

 

 

IX

78

 

 

 

 

 

 

DIR

37

dd

 

 

 

 

 

 

 

 

 

 

 

INH

47

 

￿

INH

57

 

 

 

 

 

 

IX1

67

ff

 

 

 

 

 

IX

77

 

REL

24

rr

 

 

 

 

 

DIR (b0)

11

dd

 

 

 

 

 

DIR (b1)

13

dd

 

 

 

 

 

DIR (b2)

15

dd

DIR (b3)

17

dd

DIR (b4)

19

dd

 

 

 

 

 

DIR (b5)

1B

dd

 

 

 

 

 

DIR (b6)

1D

dd

 

 

 

 

 

DIR (b7)

1F

dd

REL

25

rr

REL

27

rr

REL

28

rr

REL

29

rr

REL

22

rr

REL

24

rr

 

 

 

 

 

 

 

 

Cycles

2

3

4

5

4

3

2

3

4

5

4

3

2

3

4

5

4

3

5

3

3

6

5

5

3

3

6

5

3

5

5

5

5

5

5

5

5

3

3

3

3

3

3

General Release Specification

 

MC68HC05RC16 — Rev. 3.0

 

 

 

96

Instruction Set

MOTOROLA