Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

SCND_CFG_BYTE_READ,

THIRD_CFG_BYTE_READ,

FOURTH_CFG_BYTE_READ,

F_PD[4..1],

T1_EN_OUT_NODE,

T234_EN_OUT_NODE,

CODECEN_OUT_NODE,

FETHIEN_OUT_NODE,

 

CONF_ADD[0..1],-- CONFIGURATION ADDRESS

 

CFG_BYTE0[0..7],

 

 

 

CFG_BYTE1[0..7],

 

 

 

CFG_BYTE2[0..7],

 

 

 

CFG_BYTE3[0..7],

 

 

 

END_OF_FLASH_READ,-- “1” if DSP has ended Flash reading

 

END_OF_ATM_READ,-- “1” if DSP has ended ATM reading

 

DATA_HOLD_END,

 

-- “1” if Data_Hold counter has reached its limit

 

EE0_HOLD_END,

 

-- “1” if EE0_Hold counter has reached its limit

 

EE45_HOLD_END,

 

-- “1” if EE45_Hold counter has reached its limit

 

END_OF_IMPULSE,

 

-- End of PORESET pulse when divider will achive max value

 

END_OF_WD_TIMER,

 

-- End of WD count

 

EEPROM_ENABLE,

 

-- Access to EEPROM is available (write/read)

 

RESETS,

 

 

 

CLEAR_TO_WD_CTRL,

-- Misc Node

 

WritetoBcsr,

 

 

 

PRST_Ensure_END

 

-- End of Altera PRST count

 

 

 

: NODE;

%

 

 

 

****************************************

********* BCSRs Bits Description *******

****************************************

%

 

 

 

%********************************************************************************

*

BCSR0

 

*

********************************************************************************%

 

HOSTCSP,

 

-- BCSR0 Bit 0. Host CS Polarity

 

HOSTRQAC,

 

-- BCSR0 Bit 1. Host Request or Acknowledge Select

 

HOSTTRI,

-- BCSR0 Bit 2. Host Request or Acknowledge Enable

 

T1_1EN~,

 

-- BCSR0 BIT 3. T1 port 1 enable

 

T1_234EN~,

 

-- BCSR0 Bit 4. T1 ports 1,2,3 are enable

 

FrmRst~,

 

-- BCSR0 Bit 5. Framer Reset

 

SIGNAL_LAMP_0~,-- BCSR0 Bit 6. LED0 illuminate command.

 

SIGNAL_LAMP_1~,-- BCSR0 Bit 7. LED1 illuminate command.

%*******************************************************************************

*

BCSR1

 

*

********************************************************************************%

 

SBOOT_EN~,

 

-- BCSR1 Bit 0. Serial BOOT Enable

 

CODEC_EN~,

 

-- BCSR1 Bit 1. CODEC with Ethernet Enable

 

ATM_EN~,

 

-- BCSR1 Bit 2. ATM Port enable

 

ATM_RST~,

 

-- BCSR1 Bit 3. ATM Port Reset

 

FETHIEN~,

 

-- BCSR1 Bit 4. Fast Ethernet Port Initial enable

 

FETH_RST~,

 

-- BCSR1 Bit 5. Fast Ethernet Port Reset

 

RS232EN_1~,

 

-- BCSR1 Bit 6. RS232 port 1 enable

 

RS232EN_2~,

 

-- BCSR1 Bit 7. RS232 port 2 enable

%********************************************************************************

C-106

MSC8101ADS RevB User’s Manual

MOTOROLA

For More Information On This Product,

Go to: www.freescale.com

Page 106 Page 108
Page 107
Image 107
Nortel Networks MSC8101 ADS Scndcfgbyteread Thirdcfgbyteread Fourthcfgbyteread, Dataholdend, EE0HOLDEND, EE45HOLDEND, Node
Page 106 Page 108
Top Page Image Contents