Adapter Internal Registers

mode, functional addressing is supported through the general address regis- ters. If any address register contains a functional address (group/specific = 1; local/universal = 1; group/functional = 0), that register's two MSbytes are compared normally, but its 31 LSBs are compared on a functional bit-match basis. Any of the registers can be used to hold functional addresses; all the registers are identical.

In token ring frame format mode, the adapter responds to an additional broad-

cast address: The all-nodes (this ring) broadcast address of 0xC000 FFFF FFFF (but only if the NOBRX bit in the NetCmd register is not set).

A.3.9 Hash Address Registers±HASH1/HASH2 @ 0x28±0x2C (DIO)

The hash registers allow group-addressed frames to be accepted on the basis of a hash function of the address. The hash function calculates a six bit data value from the 48-bit destination address, as follows:

Hash_fun(0) = DA(0) xor DA(6)

xor DA(12) xor DA(18) xor

DA(24) xor DA(30) xor DA(36) xor DA(42);

Hash_fun(1) = DA(1) xor DA(7)

xor DA(13) xor DA(19) xor

DA(25) xor DA(31) xor DA(37) xor DA(43);

Hash_fun(2) = DA(2) xor DA(8)m

xor DA(14) xor DA(20) xor

DA(26) xor DA(32) xor DA(38) xor DA(44);

Hash_fun(3) = DA(3) xor DA(9)

xor DA(15) xor DA(21) xor

DA(27) xor DA(33) xor DA(39) xor DA(45);

Hash_fun(4) = DA(4) xor DA(10)

xor DA(16) xor DA(22)

xorm DA(28) xor DA(34) xor DA(40) xor DA(46);

Hash_fun(5) = DA(5) xor DA(11) xor DA(17) xor DA(23) xor

DA(29) xor DA(35) xor DA(41) xor DA(47);

These bits are used as an offset to a 64-bit table, which indicates whether to copy a given frame or not. This table is stored in the two HASH registers, a bit value of 1 indicating a frame should be matched, a bit value of 0 that it should not.

HASH1 contains the 32 LSBs of the hash table with entries 0 through 31 mapped to the corresponding register bits, 0 through 31. HASH2 contains the 32 MSBs of the hash table with hash table entries 32 through 63 mapped to register bits 0 through 31.

Register Definitions

A-31

Page 143 Page 145
Page 144
Image 144
Texas Instruments TNETE211, TNETE110A, TNETE100A manual Hash Address Registers±HASH1/HASH2 @ 0x28±0x2C DIO
Page 143 Page 145

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.
Top Page Image Contents