List Management

5.1 List Management

Some of the more commonly used list management terms are defined here:

List

A list is a structure in host memory which is composed of pointers to

 

data. The list includes information on the location of a frame, its size,

 

and its transmission/receive status. A list can represent only one

 

frame, but lists can be linked through the forward pointer. This way,

 

multiple frames can be represented by linked lists.

Figure 5±1. List Pointers and Buffers

Forward pointer

Frame size

CSTAT

 

 

Data count

Data address

Data count

Data address

+0

+4

+8

+12

+14

+16

etc.

Buffer

Buffer

To next list

Buffer

A buffer is an allocated area in host memory where a frame fragment

 

is located. It is pointed to by the list structure. The buffer serves as a

 

location where ThunderLAN DMAs a received frame and from where

 

ThunderLAN DMAs a frame to be transmitted. A buffer can store a

 

whole frame or part of one. It may not hold more than one frame. A

 

list may point to one or more buffers for the frame associated with

 

those buffers.

Frame

A frame is the data that is transmitted on the network. A frame can use

 

one or multiple buffers.

GO

A GO command tells ThunderLAN to initiate frame transmission or re-

Command

ception. ThunderLAN uses the list structure to determine which buff-

 

ers to use in this process.

Ack

Acking is the process by which the host driver acknowledges to

 

ThunderLAN the number of frames it has processed.

A properly written ThunderLAN driver is able to work rapidly and use the CPU infrequently, since the driver only needs to build and maintain a small list for each frame. The actual data transfer to and from the host is handled by Thun- derLAN in hardware. This frees the host CPU for other applications.

Lists can also be linked by putting the forward pointer in one list at the begin- ning of the following list. Linking lists allows ThunderLAN to process more than one frame without having the driver issue a separate transmit/receive (Tx/Rx) open channel command (GO command) for each frame. Moreover, the driver

5-2

Page 82 Page 84
Page 83
Image 83
Texas Instruments TNETE100A, TNETE211, TNETE110A manual List Management
Page 82 Page 84

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.
Top Page Image Contents