Adapter Internal Registers
A-38

A.3.15 Interrupt Disable Register - INTDIS @ 0x48 (DIO) (BYTE 0)

This register is used to disable RX EOC, RX EOF and TX EOC interrupts. TX
EOF can be disabled by setting to Tx interrupt threshold value to a zero. This
register is only written to while the ThunderLAN Controller is reset. (NRE-
SET=0)
01234567
Reserved TX EOC RX EOF RX EOC
Byte 0
Table A–18. Demand Priority Error Counters
Bit Name Function
7 – 3 Reserved
2TX EOC Disable Transmit End of Channel Select: When this bit is set to 1, all transmit channels
of TX EOC interrupts are disabled. Default value is 0.
1RX EOF Disable Receive End of Frame Select: When this bit is set to 1, RX EOF interrupts are
disabled. Default value is 0.
0RX EOC Disable Receive End of Channel Select: When this bit is set to 1, the receive channel
of RX EOC interrupts are disabled. Default value is 0.
Refer to Chapter 5 List Structures to determine how transmit and receive channels can be checked to insure they are disabled.