Contents

A.1.13 PCI Memory Base Address Register (@ 14h) . . . . . . . . . . . . . . . . . . . . . . . . . . . A-8 A.1.14 PCI BIOS ROM Base Address Register (@ 30h) . . . . . . . . . . . . . . . . . . . . . . . . A-8 A.1.15 PCI NVRAM Register (@ 34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-8 A.1.16 PCI Interrupt Line Register (@ 3Ch) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-9 A.1.17 PCI Interrupt Pin Register (@ 3Dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-9 A.1.18 PCI Min_Gnt (@ 3Eh) and Max_Lat (@ 3Fh) Registers . . . . . . . . . . . . . . . . . . A-10 A.1.19 PCI Reset Control Register (@ 40h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-10 A.1.20 CardBus CIS Pointer (@ 28h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-11

A.2 Adapter Host Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-12 A.2.1 Host Command Register±HOST_CMD @ Base_Address + 0 (Host) . . . . . . A-12 A.2.2 Channel Parameter Register±CH_PARM @ Base_Address + 4 (Host) . . . . A-17 A.2.3 Host Interrupt Register±HOST_INT @ Base_Address + 10 (Host) . . . . . . . . A-18 A.2.4 DIO Address Register±DIO_ADR @ Base_Address + 8 (Host) . . . . . . . . . . . A-19

RAM Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-19 A.2.5 DIO Data Register±DIO_DATA @ Base_Address + 12 (Host) . . . . . . . . . . . . A-20

A.3 Adapter Internal Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-21 A.3.1 Network Command Register±NetCmd @ 0x00 (DIO) . . . . . . . . . . . . . . . . . . . A-23 A.3.2 Network Serial I/O Register±NetSio @ 0x00 (DIO) . . . . . . . . . . . . . . . . . . . . . A-24 A.3.3 Network Status Register±NetSts @ 0x00 (DIO) . . . . . . . . . . . . . . . . . . . . . . . . A-25 A.3.4 Network Status Mask Register±NetMask @ 0x00 (DIO) . . . . . . . . . . . . . . . . . A-26 A.3.5 Network Configuration Register±NetConfig @ 0x04 (DIO) . . . . . . . . . . . . . . . A-27 A.3.6 Manufacturing Test Register±ManTest @ 0x04 (DIO) . . . . . . . . . . . . . . . . . . . A-29 A.3.7 Default PCI Parameter Registers±@ 0x08±0x0C (DIO) . . . . . . . . . . . . . . . . . A-29 A.3.8 General Address Registers±Areg_0-3 @ 0x10±0x24 (DIO) . . . . . . . . . . . . . . A-30 A.3.9 Hash Address Registers±HASH1/HASH2 @ 0x28±0x2C (DIO) . . . . . . . . . . A-31 A.3.10 Network Statistics Registers±@ 0x30±0x40 (DIO) . . . . . . . . . . . . . . . . . . . . . . A-32 A.3.11 Adapter Commit Register±Acommit @ 0x40 (DIO) (Byte 3) . . . . . . . . . . . . . . A-34 A.3.12 LED Register±LEDreg @ 0x44 (DIO) (Byte 0) . . . . . . . . . . . . . . . . . . . . . . . . . A-35 A.3.13 Burst Size Register±BSIZEreg @ 0x44 (DIO) (Byte 1) . . . . . . . . . . . . . . . . . . A-36 A.3.14 Maximum Rx Frame Size Register±MaxRx @ 0x44 (DIO) (Bytes 2+3) . . . A-37 A.3.15 Interrupt Disable Register - INTDIS @ 0x48 (DIO) (BYTE 0) . . . . . . . . . . . . . A-38

A.4 10Base-T PHY Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-39 A.4.1 PHY Generic Control Register±GEN_ctl @ 0x0 . . . . . . . . . . . . . . . . . . . . . . . . A-40 A.4.2 PHY Generic Status Register±GEN_sts @ 0x1 . . . . . . . . . . . . . . . . . . . . . . . . A-42 A.4.3 PHY Generic Identifier±GEN_id_hi/GEN_id_lo @ 0x2/0x3 . . . . . . . . . . . . . . . A-44 A.4.4 Autonegotiation Advertisement Register±AN_adv @ 0x4 . . . . . . . . . . . . . . . . A-45 A.4.5 Autonegotiation Link Partner Ability Register±AN_lpa @ 0x5 . . . . . . . . . . . . . A-46 A.4.6 Autonegotiation Expansion Register±AN_exp @ 0x6 . . . . . . . . . . . . . . . . . . . A-47 A.4.7 ThunderLAN PHY Identifier High/Low±TLPHY_id @ 0x10 . . . . . . . . . . . . . . . A-48 A.4.8 ThunderLAN PHY Control Register±TLPHY_ctl @ 0x11 . . . . . . . . . . . . . . . . . A-49 A.4.9 ThunderLAN PHY Status Register±TLPHY_sts @ 0x12 . . . . . . . . . . . . . . . . . A-50

Contentsix

Page 11 Page 13
Page 12
Image 12
Texas Instruments TNETE211, TNETE110A, TNETE100A manual Contentsix
Page 11 Page 13

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.
Top Page Image Contents