MII PHY Registers

The status register (GEN_sts in ThunderLAN products) includes bits to identify the technology supported by the PHY. This technology includes protocol and duplex abilities. It indicates link, jabber, and autoconfiguration completion. Bit 0 of the status register also indicates whether the extended register set is sup- ported.

The PHY identifier registers (GEN_id_hi/GEN_id_lo in ThunderLAN products) contain an identifier code for the silicon revision and the silicon manufacturer.

Registers 0x04 thru 0x07 are used in the autonegotiation process. They in- clude the autonegotiation advertisement, autonegotiation link partner ability, autonegotiation expansion, and autonegotiation next page registers (AN_adv, AN_lpa, AN_exp respectively).

In the vendor-specific area, Texas Instruments has implemented a TLPHY_id register. This register is used to identify ThunderLAN-specific PHY devices. ThunderLAN also implements a specific control register, TLPHY_ctl, and sta- tus register, TLPHY_sts. The particulars of these registers change from PHY to PHY. Please refer to Appendix A for the PHY that you are using.

Writing to a register in a PHY through the management interface involves writ- ing data and clock bits into NetSio, an internal register, which uses the pointer host registers. The data unit to or from a PHY register is always 16 bits.

The NetSio register uses three bits to drive the MDIO/MDCLK MII manage- ment interface. These bits are MCLK, MTXEN, and MDATA. These bits directly control the voltages present in the management interface and function like this:

-MCLK directly controls the MDCLK signal. Setting MCLK in NetSio high causes a logic 1 to appear on the MDCLK pin. Setting MCLK in the NetSio register low causes a logic 0 to appear on the MDCLK pin.

-MTXEN controls the direction of the MDIO pin.

J When MTXEN is high, MDIO is driven with the value written on

MDATA.

J When MTXEN is low, MDATA mirrors the MDIO line.

Multiple PHYs can be attached to one MII. PHYs are selected through an ad- dress which can be in a range from 0x00 to 0x1F. Some vendors' PHYs have pins that can be pulled up or down to indicate the PHY address. In order for a particular PHY to be addressed, the driver must know the PHY address be- forehand.

ThunderLAN's internal PHY for 10Base-T can only support two addresses. When used in conjunction with the rest of the ThunderLAN device, the address

2-16

Page 38 Page 40
Page 39
Image 39
Texas Instruments TNETE211, TNETE110A, TNETE100A manual Mdata
Page 38 Page 40

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.
Top Page Image Contents