PCI Configuration Registers

A.1.6 PCI Base Class Register (@ 0Bh)

This register is hardwired with the network controller code of 0x02h.

A.1.7 PCI Subclass Register (@ 0Ah)

This register holds the adapter PCI subclass. This register is loaded from an external serial EEPROM on the falling edge of PCI reset, during autoconfi- guration. Should autoconfiguration fail (bad checksum), then this register is loaded with the other network controller code of 0x80h (there are no codes al- located to multiprotocol adapters).

A.1.8 PCI Program Interface Register (@ 09h)

This register is hardwired to 0 (no defined interface).

A.1.9 PCI Revision Register (@ 08h)

This register holds the adapter's revision. This register is loaded from an exter- nal serial EEPROM on the falling edge of PCI reset, during autoconfiguration. Should autoconfiguration fail (bad checksum), this register is loaded with 0x20h to indicate pattern generation 2.0 (PG 2.0) ThunderLAN.

A.1.10 PCI Cache Line Size Register (@ 0Ch)

This register informs the adapter of the memory system cache line size. This is used to determine the type of memory command used by ThunderLAN in PCI bus master reads.

-Memory read line is used for data reads of less than four cache lines.

-Memory read multiple is used for data reads of four or more cache lines.

A cache line size of 0 (default register state after reset) is interpreted as a cache line size of 16 bytes. Cache line sizes must be powers of 2 (0, 1, 2, 4, 8, 6, 32, 64, 128); values that are not powers of 2 are rounded down to the near- est power of 2. This register is loaded with 0 at reset.

A.1.11 PCI Latency Timer Register (@ 0Dh)

This register specifies in units of PCI bus clock cycles, the value of the adapter latency timer. This register is loaded with 0 at reset.

A.1.12 PCI I/O Base Address Register (@ 10h)

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

 

 

 

 

I/O base address 12 LSBs

 

 

 

 

0

0

0

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I/O base address 16 MSBs

 

 

 

 

 

 

Register Definitions

A-7

Page 120
Image 120
Texas Instruments TNETE211 manual PCI Base Class Register @ 0Bh, PCI Subclass Register @ 0Ah, PCI Revision Register @ 08h

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.