Receive List Format

Table 5±1. Receive Parameter List Fields

Field

Definition

Forward pointer

This full 32-bit field contains a pointer to the next receive parameter list in the chain. The

 

three LSBs of this field are ignored, as lists must always be on an eight-byte address

 

boundary. When the pointer is 0, the current receive parameter list is the last in the chain.

 

The adapter processes receive parameter lists until it reads a list with a 0 forward pointer.

 

When a valid frame has been received into the data area pointed to by this list and the

 

receive CSTAT complete field is written, the receive channel stops. An Rx EOC interrupt

 

is raised for the channel, but this is seen by the host (because of interrupt prioritization)

 

until all outstanding Rx EOF interrupts have been acknowledged.

 

The system must update the forward pointer as a single 32-bit write operation to ensure

 

the adapter does not read it during update.

 

The adapter does not alter this field.

Receive CSTAT

This 16-bit parameter is written to by the host when the receive parameter list is created.

 

It is overwritten by the adapter to report frame completion status. When initially written

 

to by the host, this field is referred to as the receive CSTAT request field.

 

After a frame finishes receiving, the adapter overwrites this field and it is referred to as

 

the receive CSTAT complete field. This indicates completion of frame reception, not

 

completion of the receive command.

 

The bit definitions for these two fields are contained in later tables.

Frame size

This 16-bit field contains the number of bytes in the received frame. This field is written

 

by the adapter after frame reception. The frame size value does not include any frame

 

delimiters, preambles, postscripts, or CRC fields (except in pass_CRC mode). The

 

adapter ignores the initial value of this field.

Data count

This 32-bit field indicates the maximum number of frame data bytes to be stored at the

 

address indicated by the following data address field. There can be up to ten data count/

 

data address parameters in a list.

 

A data count of 0 is necessary in the next data count field of the list if you are in multifrag-

 

ment mode and are using less than nine fragments.

Data address

This 32-bit field contains a pointer to a fragment (or all) of the frame data storage in host

 

(PCI) address space. Data address is a full-byte address. Frame fragments can start

 

(and end) on any byte boundary.

 

 

5-8

Page 88 Page 90
Page 89
Image 89
Texas Instruments TNETE100A, TNETE211, TNETE110A manual ±1. Receive Parameter List Fields, Field Definition
Page 88 Page 90

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.
Top Page Image Contents