Internal Registers

is used to set the network transmit commit level. The BSIZEreg register is used to set the bus burst size on both Tx and Rx frames.

The internal registers are accessed via the DIO_DATA and DIO_ADR host registers. DIO_ADR holds the DIO address of the register. The data is then read from or written to DIO_DATA.

Before one can write to an internal register, one must find the proper address for the host registers to use as pointers to the internal register block, and de- cide whether to use the memory pointer or the I/O port pointer value. Following is an example of x86 C code to access a byte from an internal register using the I/O port pointer value:

//±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±

//DioRdByte() ± Read byte from adapter internal register

//Parameters:

//base_addr WORD base address of TLAN internal registers

//

addr

WORD offset of register to read

//

 

 

//

Return val:

//

BYTE

value read

//±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±±± BYTE DioRdByte(WORD base_addr, WORD addr)

{

outpw(base_addr+OFF_DIO_ADDR, addr); return(inp((base_addr+OFF_DIO_DATA) + (addr&3)));

}

The address of the register being read is determined by the calling program and is passed to this routine as a parameter, along with the the I/O base ad- dress. An output is executed to the DIO_ADR host register as part of setting up the pointer address. In x86 architectures, there are separate instructions for 16-bit port writes and 8-bit port writes; the 16-bit version is used to write all the address field's 16 bits in one operation. Internally, this causes the data from the internal register at that address to be deposited in the DIO_DATA host reg- ister. A byte read of the data register gets the LSbyte (addr&3). A more sophis- ticated routine honors the address of the byte specifically requested and sees that those eight bits are shifted down to a byte to be returned. If you want to read a whole word from one of the internal registers (32 bits), you could per- form two 16-bit reads and merge the values to be returned as a 32-bit value like this:

ThunderLAN Registers

2-13

Page 36
Image 36
Texas Instruments TNETE211, TNETE110A, TNETE100A manual Byte

TNETE110A, TNETE211, TNETE100A specifications

Texas Instruments has been a leader in developing innovative semiconductor solutions, and their Ethernet PHY (Physical Layer Transceiver) family, specifically the TNETE100A, TNETE211, and TNETE110A, exemplifies this commitment to excellence. These devices are designed to address the needs of a variety of applications, ranging from industrial automation to consumer electronics.

The TNETE100A is a highly versatile Ethernet PHY capable of supporting 10/100 Mbps Ethernet connectivity. One of its main features is the low power consumption, which makes it an ideal choice for battery-operated devices. It incorporates advanced power management technologies, ensuring that the device operates efficiently while maintaining high performance. The TNETE100A also supports Auto-Negotiation, allowing for seamless communication between devices at different speeds, thereby enhancing flexibility in network configurations.

Moving to the TNETE211, this device supports 10/100/1000 Mbps Ethernet, making it suitable for high-speed networking applications. This PHY integrates features such as Energy Efficient Ethernet (EEE), which reduces power consumption during low-traffic periods, aligning with the contemporary demand for energy efficiency in networking equipment. The TNETE211 is engineered with robust EMI (Electromagnetic Interference) performance and provides multiple interface options, making it a versatile choice for embedded systems and networking applications.

The TNETE110A stands out in the lineup as a sophisticated device that supports both Fast Ethernet and Gigabit Ethernet. This PHY utilizes advanced signal processing techniques to ensure superior link robustness and performance in noisy environments. Its features include an integrated transformer driver, which simplifies PCB design and allows for compact device layouts. Additionally, the TNETE110A is designed to be fully compliant with Ethernet standards, ensuring reliable interoperability with other network components.

All three PHYs leverage Texas Instruments' expertise in integrated circuit design, resulting in low jitter and high signal integrity, essential for modern communication standards. They are optimized for a wide range of temperatures, making them suitable for harsh industrial applications. With built-in diagnostic capabilities, these devices also enable efficient fault detection and troubleshooting in network infrastructures.

In summary, the Texas Instruments TNETE100A, TNETE211, and TNETE110A are exemplary Ethernet PHY devices, each tailored to meet specific networking needs while adhering to stringent efficiency and performance criteria. Their advanced features, technologies, and reliability make them pivotal components in today's fast-paced digital landscape.