Intel manual Intel 31154 133 MHz PCI Bridge Package

Page 14

Package Information

Figure 2. Intel® 31154 133 MHz PCI Bridge Package

Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.

Dimension is measured at the maximum solder ball

2 diameter, parallel to primary datum

2

0.90 Ø 0.60

 

 

 

 

 

 

 

 

 

 

 

 

 

PIN #1

 

22

20

18

16

 

14

12

10

8

6

4

2

CORNER

23

21

 

19

17

15

13

11

9

7

5

3

 

1

3

Primary datum

 

 

and seating plane are defined by the

spherical crowns of the solder balls.

 

4. All dimensions, unless otherwise specified, are in millimeters.

 

 

//

0.127

A

 

 

 

 

31.00 ± 0.10

SEE DETAIL "A"

 

 

 

 

 

26.00 ± 0.20

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(22.10 REF)

3 X Ø1.00 THRU

 

 

(22.10 REF)

 

 

 

 

 

Ø 0.30 S C A S B S

1.27

1.53 REF

-B-

31.00 ± 0.10

26.00 ± 0.20

0.127 A

45˚ CHAMFER 4 PLACES

A

B 1.27

C

D

E

F

G

H

J

K

L

M

N

P

R

T

U

V

W

Y

AA

AB

AC

1.53 REF

 

 

 

 

 

1.27

 

 

 

 

 

 

 

 

 

BOTTOM VIEW

TOP VIEW

2.38 ± 0.21

1.17 ± 0.05

 

30˚

 

 

 

 

// 0.15

C

 

 

 

0.15

-C-

0.61 ± 0.06

0.60 ± 0.10

 

 

 

 

 

 

 

 

 

 

3

 

 

 

SIDE VIEW

SEATING PLANE

 

 

 

 

 

PIN #1 CORNER

NO RADIUS

Au GATE

1.70

PIN #1 I.D. (SHINY)

90.0˚1.0 DIA. X 0.15 DEPTH

9.0 X 9.0 FROM CENTER LINE

DETAIL "A"

NOT TO SCALE

B1290-01

14

Intel® 31154 133 MHz PCI Bridge Design Guide Design Guide

Image 14
Contents Intel 31154 133 MHz PCI Bridge Design Guide Design GuideIntel 31154 133 MHz PCI Bridge Design Guide Contents Figures TablesContents 001 Initial release Revision HistoryDate Revision Description Terminology and Definition Sheet 1 About This DocumentTerminology and Definitions DefinitionISI Terminology and Definition Sheet 2Term SHBProduct Overview PCI-to-PCI Bridge ConfigurationsIntroduction2 Intel 31154 133 MHz PCI Bridge ApplicationsFeatures List Features ListRelated External Specifications ReferencesThis page Intentionally Left Blank Package Information Intel 31154 133 MHz PCI Bridge Package Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Left Side Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Right Side Interface Signals Total Signal CountTotal Signal Count JtagThis page Intentionally Left Blank Terminations4 Pull-Up/Pull-Down Terminations Sheet 1Secondary PCI Signals Pull-Up/Pull-Down Terminations Sheet 2Pull-Up/Pull-Down Terminations Sheet 3 PCI ClocksPull-Up/Pull-Down Terminations Sheet 4 Hot SwapHardware Straps sampled at the edge of PRST# SarbdisablePull-Up/Pull-Down Terminations Sheet 5 SarblockPull-Up/Pull-Down Terminations Sheet 6 Serial EepromMiscellaneous Pull-Up/Pull-Down Terminations Sheet 7Voltages RSRV1/CRSTEN Pull-Up/Pull-Down Terminations Sheet 8RSTV0 SM66ENPull-Up/Pull-Down Terminations Sheet 9 NTMASK#This page Intentionally Left Blank Interrupt Routing PCI/PCI-X InterfacePCI/PCI-X Voltage Levels PCI/PCI-X Voltage LevelsSecondary Idsel Lines Idsel LinesPrimary Idsel Line Secondary Idsel Masking CompactPCI* Hot Swap Mode SelectOpaque Memory Region Enable Secondary Clock ControlPCI-X Initialization Clocking Modes Primary PCI Clocking ModeSecondary PCI Clocking Mode GND PCI-X Clocking ModesSecondary Bus Frequency Initialization Clock Frequency Primary-to-Secondary Frequency LimitsPCI-X Initialization Pattern MHzRouting Guidelines Crosstalk Crosstalk Effects on Trace Distance and HeightPCB Ground Layout Around Connectors EMI ConsiderationsDecoupling Recommendations Power Distribution and DecouplingPins Voltage Capacitor Value Number Intel 31154 133 MHz PCI Bridge Decoupling RecommendationsTrace Impedance This page Intentionally Left Blank PCI-X Layout Guidelines Add-in Card Routing ParametersPCI Clock Layout Guidelines #### PCI-X Topology Layout Guidelines PCI-X Slot GuidelinesLower AD Bus Upper AD Bus Segment Wiring Lengths for 133 MHz SlotSingle Slot at 133 MHz MaximumWiring Lengths for Embedded 133 MHz Design Lower AD Bus Upper AD BusWiring Lengths for 100 MHz Dual-Slot Dual-Slot at 100 MHzWiring Lengths for Embedded 100 MHz Design W13 Wiring Lengths for 66 MHz Quad-Slot Sheet 1Quad-Slots at 66 MHz W14Wiring Lengths for 66 MHz Quad-Slot Sheet 2 Wiring Lengths for Embedded 66 MHz Design Minimum LengthEmbedded PCI-X Specification Picmg 1.2 Overview PCI-X at 33 MHzAn Example of an ePCI-X System Wiring Lengths for Picmg 1.2 Backplane Segment AD Bus UnitsPCI-X Clock Wiring Lengths for Picmg Backplane Clock Point to PointThis page Intentionally Left Blank Power Considerations Analog Power PinsPower Sequencing Customer Reference Board EepromCustomer Reference Board Stackup Debug Connectors and Logic Analyzer Connectivity10 Probing PCI-X SignalsLogic Analyzer Pod Trdy FrameDevsel BE2Irdy AD31 PCI-X Signal Name § § This page Intentionally Left Blank Voltage Maximum Power Thermal SolutionsOperational Power Thermal Solutions Design Reference Material References12Related Documents Design Reference MaterialReferences