Intel 31154 manual Wiring Lengths for Embedded 66 MHz Design, Minimum Length

Page 51

PCI-X Layout Guidelines

7.2.3.1Embedded Intel® 31154 133 MHz PCI Bridge Application at 66 MHz

Figure 14 shows an 31154 in a stand-alone embedded application. In this application the 31154 is shown driving four loads. Additional loads might be possible with careful simulation. Table 19 shows the corresponding wiring lengths to use as a reference.

Figure 14. Embedded Intel® 31154 133 MHz PCI Bridge Wiring for 66 MHz

 

W1

W2

 

 

PCI Agent 1

I/O Buffer

IDSEL

 

 

 

 

W3

W4

 

W5

W6

 

 

PCI Agent 2

 

W7

W8

 

 

PCI Agent 3

 

W9

W10

 

 

PCI Agent 4

 

 

B3247-01

Table 19.

Wiring Lengths for Embedded 66 MHz Design

 

 

 

 

 

 

 

 

 

 

 

Lower AD Bus

Upper AD Bus

 

 

Segment

 

 

 

 

Units

 

 

Minimum Length

Maximum Length

Minimum Length

Maximum Length

 

 

 

 

 

 

 

 

 

W1

5

7

5

7

inches

 

 

 

 

 

 

 

 

W2

0.75

1.5

1.75

2.75

inches

 

 

 

 

 

 

 

 

W3

0.1

0.1

inches

 

 

 

 

 

 

 

 

W4

1.725

1.725

inches

 

 

 

 

 

 

 

 

W5

1

1

1

1

inches

 

 

 

 

 

 

 

 

W6

0.75

1.5

1.75

2.75

inches

 

 

 

 

 

 

 

 

W7

1

1

1

1

inches

 

 

 

 

 

 

 

 

W8

0.75

1.5

1.75

2.75

inches

 

 

 

 

 

 

 

 

W9

1

1

1

1

inches

 

 

 

 

 

 

 

 

W10

0.75

1.5

1.75

2.75

inches

 

 

 

 

 

 

 

Intel® 31154 133 MHz PCI Bridge Design Guide Design Guide

51

Image 51
Contents Design Guide Intel 31154 133 MHz PCI Bridge Design GuideIntel 31154 133 MHz PCI Bridge Design Guide Contents Tables FiguresContents Revision History Date Revision Description001 Initial release Definition About This DocumentTerminology and Definitions Terminology and Definition Sheet 1SHB Terminology and Definition Sheet 2Term ISIIntel 31154 133 MHz PCI Bridge Applications PCI-to-PCI Bridge ConfigurationsIntroduction2 Product OverviewFeatures List Features ListReferences Related External SpecificationsThis page Intentionally Left Blank Package Information Intel 31154 133 MHz PCI Bridge Package Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Left Side Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Right Side Jtag Total Signal CountTotal Signal Count Interface SignalsThis page Intentionally Left Blank Pull-Up/Pull-Down Terminations Sheet 1 Terminations4Pull-Up/Pull-Down Terminations Sheet 2 Secondary PCI SignalsPCI Clocks Pull-Up/Pull-Down Terminations Sheet 3Hot Swap Pull-Up/Pull-Down Terminations Sheet 4Sarblock SarbdisablePull-Up/Pull-Down Terminations Sheet 5 Hardware Straps sampled at the edge of PRST#Serial Eeprom Pull-Up/Pull-Down Terminations Sheet 6Pull-Up/Pull-Down Terminations Sheet 7 VoltagesMiscellaneous SM66EN Pull-Up/Pull-Down Terminations Sheet 8RSTV0 RSRV1/CRSTENNTMASK# Pull-Up/Pull-Down Terminations Sheet 9This page Intentionally Left Blank PCI/PCI-X Voltage Levels PCI/PCI-X InterfacePCI/PCI-X Voltage Levels Interrupt RoutingIdsel Lines Primary Idsel LineSecondary Idsel Lines Secondary Clock Control CompactPCI* Hot Swap Mode SelectOpaque Memory Region Enable Secondary Idsel MaskingPrimary PCI Clocking Mode Secondary PCI Clocking ModePCI-X Initialization Clocking Modes PCI-X Clocking Modes Secondary Bus Frequency InitializationGND MHz Primary-to-Secondary Frequency LimitsPCI-X Initialization Pattern Clock FrequencyRouting Guidelines Crosstalk Effects on Trace Distance and Height CrosstalkEMI Considerations PCB Ground Layout Around ConnectorsIntel 31154 133 MHz PCI Bridge Decoupling Recommendations Power Distribution and DecouplingPins Voltage Capacitor Value Number Decoupling RecommendationsTrace Impedance This page Intentionally Left Blank Add-in Card Routing Parameters PCI-X Layout GuidelinesPCI Clock Layout Guidelines #### PCI-X Slot Guidelines PCI-X Topology Layout GuidelinesMaximum Wiring Lengths for 133 MHz SlotSingle Slot at 133 MHz Lower AD Bus Upper AD Bus SegmentLower AD Bus Upper AD Bus Wiring Lengths for Embedded 133 MHz DesignDual-Slot at 100 MHz Wiring Lengths for 100 MHz Dual-SlotWiring Lengths for Embedded 100 MHz Design W14 Wiring Lengths for 66 MHz Quad-Slot Sheet 1Quad-Slots at 66 MHz W13Wiring Lengths for 66 MHz Quad-Slot Sheet 2 Minimum Length Wiring Lengths for Embedded 66 MHz DesignPCI-X at 33 MHz Embedded PCI-X Specification Picmg 1.2 OverviewAn Example of an ePCI-X System Segment AD Bus Units Wiring Lengths for Picmg 1.2 BackplaneClock Point to Point PCI-X Clock Wiring Lengths for Picmg BackplaneThis page Intentionally Left Blank Analog Power Pins Power ConsiderationsPower Sequencing Eeprom Customer Reference BoardCustomer Reference Board Stackup Probing PCI-X Signals Debug Connectors and Logic Analyzer Connectivity10Logic Analyzer Pod BE2 FrameDevsel TrdyIrdy AD31 PCI-X Signal Name § § This page Intentionally Left Blank Thermal Solutions Operational PowerVoltage Maximum Power Thermal Solutions Design Reference Material References12Related Documents Design Reference MaterialReferences