Intel 31154 manual References12, Related Documents, Design Reference Material

Page 71

References

References12

12.1Related Documents

Table 30 lists several books and specifications that are helpful for designing with the Intel® 31154 133 MHz PCI Bridge.

Table 30. Design Reference Material

Design Reference Material

Brian C. Wadell, Transmission Line Design Handbook (Artech House, 1991)

K. C. Gupta, et al., Microstrip Lines and Slotlines (Artech House, 1996)

Moises Cases, Nam Pham, and Dan Neal, Design, Modeling and Simulation Methodology for High Frequency PCI-X Subsystems, (http://www.pcisig.com)

PCI Local Bus Specification, Revision 2.3, (PCI Special Interest Group, 800-433-5177)

Howard W. Johnson and Martin Graham, High-Speed Digital Design: A Handbook of Black Magic (Prentice Hall Professional Technical Reference, 1993)

PCI Bus Power Management Interface Specification, Revision 1.1 (PCI Special Interest Group)

Steve Kaufer and Kelee Crisafulli, “Terminating Differential Signals on PCBs” (Printed Circuit Design magazine, March 1999)

Table 30 lists Intel® documentation that is helpful for designing with the Intel® 31154 133 MHz PCI Bridge. This documentation can be found at the Intel® website at http://www.intel.com/design/bridge/docs/31154_documentation.htm.

Table 31.

Intel® Related Documentation

 

 

 

Document Title

Document

 

 

Number

 

 

 

 

 

 

 

Intel® Packaging Databook (http://www.intel.com/design/packtech/packbook.htm)

240800

 

Intel® 31154 133

MHz PCI Bridge Evaluation Board Schematics

278839

 

Intel® 31154 133

MHz PCI Bridge Product Brief

252974

 

Intel® 31154 133

MHz PCI Bridge Datasheet

278821

 

Intel® 31154 133

MHz PCI Bridge Developer’s Manual

278848

§ §

Intel® 31154 133 MHz PCI Bridge Design Guide Design Guide

71

Image 71
Contents Design Guide Intel 31154 133 MHz PCI Bridge Design GuideIntel 31154 133 MHz PCI Bridge Design Guide Contents Tables FiguresContents 001 Initial release Revision HistoryDate Revision Description Definition About This DocumentTerminology and Definitions Terminology and Definition Sheet 1SHB Terminology and Definition Sheet 2Term ISIIntel 31154 133 MHz PCI Bridge Applications PCI-to-PCI Bridge ConfigurationsIntroduction2 Product OverviewFeatures List Features ListReferences Related External SpecificationsThis page Intentionally Left Blank Package Information Intel 31154 133 MHz PCI Bridge Package Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Left Side Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Right Side Jtag Total Signal CountTotal Signal Count Interface SignalsThis page Intentionally Left Blank Pull-Up/Pull-Down Terminations Sheet 1 Terminations4Pull-Up/Pull-Down Terminations Sheet 2 Secondary PCI SignalsPCI Clocks Pull-Up/Pull-Down Terminations Sheet 3Hot Swap Pull-Up/Pull-Down Terminations Sheet 4Sarblock SarbdisablePull-Up/Pull-Down Terminations Sheet 5 Hardware Straps sampled at the edge of PRST#Serial Eeprom Pull-Up/Pull-Down Terminations Sheet 6Miscellaneous Pull-Up/Pull-Down Terminations Sheet 7Voltages SM66EN Pull-Up/Pull-Down Terminations Sheet 8RSTV0 RSRV1/CRSTENNTMASK# Pull-Up/Pull-Down Terminations Sheet 9This page Intentionally Left Blank PCI/PCI-X Voltage Levels PCI/PCI-X InterfacePCI/PCI-X Voltage Levels Interrupt RoutingSecondary Idsel Lines Idsel LinesPrimary Idsel Line Secondary Clock Control CompactPCI* Hot Swap Mode SelectOpaque Memory Region Enable Secondary Idsel MaskingPCI-X Initialization Clocking Modes Primary PCI Clocking ModeSecondary PCI Clocking Mode GND PCI-X Clocking ModesSecondary Bus Frequency Initialization MHz Primary-to-Secondary Frequency LimitsPCI-X Initialization Pattern Clock FrequencyRouting Guidelines Crosstalk Effects on Trace Distance and Height CrosstalkEMI Considerations PCB Ground Layout Around ConnectorsIntel 31154 133 MHz PCI Bridge Decoupling Recommendations Power Distribution and DecouplingPins Voltage Capacitor Value Number Decoupling RecommendationsTrace Impedance This page Intentionally Left Blank Add-in Card Routing Parameters PCI-X Layout GuidelinesPCI Clock Layout Guidelines #### PCI-X Slot Guidelines PCI-X Topology Layout GuidelinesMaximum Wiring Lengths for 133 MHz SlotSingle Slot at 133 MHz Lower AD Bus Upper AD Bus SegmentLower AD Bus Upper AD Bus Wiring Lengths for Embedded 133 MHz DesignDual-Slot at 100 MHz Wiring Lengths for 100 MHz Dual-SlotWiring Lengths for Embedded 100 MHz Design W14 Wiring Lengths for 66 MHz Quad-Slot Sheet 1Quad-Slots at 66 MHz W13Wiring Lengths for 66 MHz Quad-Slot Sheet 2 Minimum Length Wiring Lengths for Embedded 66 MHz DesignPCI-X at 33 MHz Embedded PCI-X Specification Picmg 1.2 OverviewAn Example of an ePCI-X System Segment AD Bus Units Wiring Lengths for Picmg 1.2 BackplaneClock Point to Point PCI-X Clock Wiring Lengths for Picmg BackplaneThis page Intentionally Left Blank Analog Power Pins Power ConsiderationsPower Sequencing Eeprom Customer Reference BoardCustomer Reference Board Stackup Probing PCI-X Signals Debug Connectors and Logic Analyzer Connectivity10Logic Analyzer Pod BE2 FrameDevsel TrdyIrdy AD31 PCI-X Signal Name § § This page Intentionally Left Blank Voltage Maximum Power Thermal SolutionsOperational Power Thermal Solutions Design Reference Material References12Related Documents Design Reference MaterialReferences