Intel manual Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Right Side

Page 16

Package Information

Figure 4. Intel® 31154 133 MHz PCI Bridge Ball Map—Top View, Right Side

13 14 15 16 17 18 19 20 21 22 23

 

P_

VSS

P_

P_

P_

VSS

P_

P_

P_

VCCP

VSS

A

 

CBE0#

CBE3#

IRDY#

FRAME#

AD04

AD07

VCCA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

P_

P_

P_

P_

P_

P_

P_

P_

P_

VSS

TDO

B

 

AD00

AD02

TRDY#

AD05

AD08

CBE1#

IDSEL

AD15

REQ#

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

P_

MT0#

P_

P_

P_

P_

P_

P_

VSS

TDI

TRST#

C

 

AD01

AD03

AD06

AD09

PAR

AD10

GNT#

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

P_

VCC

VSS

VCCP

P_

VCCP

VSS

P_DEV

TMS

P_

D

 

CBE2#

AD11

SEL#

AD22

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HS_

VSS

NT_

GPIO0

GPIO1

VSS

GPIO2

VCCP

P_

P_

P_

E

 

FREQ1

MASK#

CLK

RST#

AD24

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VSS

VCC

VSS

VCC

VSS

VSS

P_

TCK

P_

VSS

F

 

 

AD13

AD12

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

VSS

VCCP

P_

P_

P_

G

 

 

 

 

 

 

AD16

AD14

AD26

 

 

 

 

 

 

 

 

 

 

 

 

VSS

VCC

VSS

P_

P_

P_VIO

H

 

 

AD18

AD17

 

 

 

 

 

 

 

 

S_

S_

VCC

P_

P_

P_

J

 

 

CLKO0

CLKO2

AD20

AD19

AD31

 

 

 

VSS

VSS

S_

S_

P_

P_

P_

VSS

K

CLKO1

CLKO4

AD25

AD23

AD21

 

 

 

VSS

VSS

 

S_

VCC

P_

P_

VSS

L

 

CLKO3

AD28

AD27

VSS

VSS

 

S_

VSS

P_

P_

S_

M

 

CLKO5

AD30

AD29

AD27

 

 

VSS

VSS

 

S_

VCC

S_

S_

S_

N

 

CLKO6

AD30

AD31

AD25

 

 

 

 

 

VSS

VSS

S_BRG S_

S_

S_

S_

VSS

P

CLKO

CLK07

AD26

AD28

AD29

 

 

 

 

 

 

S_

S_

VCC

S_

S_

S_PCIX

R

 

 

M66EN

CLKO8

AD22

AD24

CAP

 

 

 

 

 

 

VCC

VCC

VSS

S_ARB

S_

S_

T

 

 

_DIS

 

 

AD20

AD23

 

 

 

 

 

ABLE

 

 

 

 

 

 

 

 

 

 

 

VSS

S_

VCCP

S_

S_

S_

U

 

 

GCLK

 

 

AD18

AD19

RST#

 

 

 

OEN

 

 

 

 

 

 

 

 

 

VCC

GPIO3

GPIO5

S_

VCC

VSS

S_

S_

S_

VSS

V

GNT8#

AD14

AD16

AD17

 

 

 

 

 

 

 

 

 

 

 

VCC

VSS

S_

GPIO4

GPIO6

GPIO7

VSS

VCCP

S_ TMODE S_

W

REQ8#

AD15

0

AD21

VCC

S_

VCC

VSS

VCCP

S_

VCCP

VSS

TMODE

DEV_

TMODE

Y

TRDY#

AD11

1

64BIT#

3

 

 

 

 

 

 

S_

S_

S_

S_

S_

OPAQUE

S_

S_

VSS

RSRV0

S_

AA

AD07

FRAME# CBE3#

AD10

PAR

_EN

GNT0#

AD13

REQ0#

S_

S_

S_

S_

S_

S_

S_

S_

S_

VSS

S_

AB

REQ64#

CBE2#

AD09

CBE1#

PERR#

AD12

SERR#

STOP#

VCCA

CLKI

 

VSS

VSS

S_

VCCP

S_

VSS

S_

MT1#

S_

IDSEL_

VSS

AC

 

AD05

AD08

IRDY#

DEVSEL#

MASK

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

13

14

15

16

17

18

19

20

21

22

23

 

B2241-01

16

Intel® 31154 133 MHz PCI Bridge Design Guide Design Guide

Image 16
Contents Intel 31154 133 MHz PCI Bridge Design Guide Design GuideIntel 31154 133 MHz PCI Bridge Design Guide Contents Figures TablesContents Date Revision Description Revision History001 Initial release About This Document Terminology and DefinitionsTerminology and Definition Sheet 1 DefinitionTerminology and Definition Sheet 2 TermISI SHBPCI-to-PCI Bridge Configurations Introduction2Product Overview Intel 31154 133 MHz PCI Bridge ApplicationsFeatures List Features ListRelated External Specifications ReferencesThis page Intentionally Left Blank Package Information Intel 31154 133 MHz PCI Bridge Package Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Left Side Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Right Side Total Signal Count Total Signal CountInterface Signals JtagThis page Intentionally Left Blank Terminations4 Pull-Up/Pull-Down Terminations Sheet 1Secondary PCI Signals Pull-Up/Pull-Down Terminations Sheet 2Pull-Up/Pull-Down Terminations Sheet 3 PCI ClocksPull-Up/Pull-Down Terminations Sheet 4 Hot SwapSarbdisable Pull-Up/Pull-Down Terminations Sheet 5Hardware Straps sampled at the edge of PRST# SarblockPull-Up/Pull-Down Terminations Sheet 6 Serial EepromVoltages Pull-Up/Pull-Down Terminations Sheet 7Miscellaneous Pull-Up/Pull-Down Terminations Sheet 8 RSTV0RSRV1/CRSTEN SM66ENPull-Up/Pull-Down Terminations Sheet 9 NTMASK#This page Intentionally Left Blank PCI/PCI-X Interface PCI/PCI-X Voltage LevelsInterrupt Routing PCI/PCI-X Voltage LevelsPrimary Idsel Line Idsel LinesSecondary Idsel Lines CompactPCI* Hot Swap Mode Select Opaque Memory Region EnableSecondary Idsel Masking Secondary Clock ControlSecondary PCI Clocking Mode Primary PCI Clocking ModePCI-X Initialization Clocking Modes Secondary Bus Frequency Initialization PCI-X Clocking ModesGND Primary-to-Secondary Frequency Limits PCI-X Initialization PatternClock Frequency MHzRouting Guidelines Crosstalk Crosstalk Effects on Trace Distance and HeightPCB Ground Layout Around Connectors EMI ConsiderationsPower Distribution and Decoupling Pins Voltage Capacitor Value NumberDecoupling Recommendations Intel 31154 133 MHz PCI Bridge Decoupling RecommendationsTrace Impedance This page Intentionally Left Blank PCI-X Layout Guidelines Add-in Card Routing ParametersPCI Clock Layout Guidelines #### PCI-X Topology Layout Guidelines PCI-X Slot GuidelinesWiring Lengths for 133 MHz Slot Single Slot at 133 MHzLower AD Bus Upper AD Bus Segment MaximumWiring Lengths for Embedded 133 MHz Design Lower AD Bus Upper AD BusWiring Lengths for 100 MHz Dual-Slot Dual-Slot at 100 MHzWiring Lengths for Embedded 100 MHz Design Wiring Lengths for 66 MHz Quad-Slot Sheet 1 Quad-Slots at 66 MHzW13 W14Wiring Lengths for 66 MHz Quad-Slot Sheet 2 Wiring Lengths for Embedded 66 MHz Design Minimum LengthEmbedded PCI-X Specification Picmg 1.2 Overview PCI-X at 33 MHzAn Example of an ePCI-X System Wiring Lengths for Picmg 1.2 Backplane Segment AD Bus UnitsPCI-X Clock Wiring Lengths for Picmg Backplane Clock Point to PointThis page Intentionally Left Blank Power Considerations Analog Power PinsPower Sequencing Customer Reference Board EepromCustomer Reference Board Stackup Debug Connectors and Logic Analyzer Connectivity10 Probing PCI-X SignalsLogic Analyzer Pod Frame DevselTrdy BE2Irdy AD31 PCI-X Signal Name § § This page Intentionally Left Blank Operational Power Thermal SolutionsVoltage Maximum Power Thermal Solutions References12 Related DocumentsDesign Reference Material Design Reference MaterialReferences