Intel 31154 manual Quad-Slots at 66 MHz, Wiring Lengths for 66 MHz Quad-Slot Sheet 1, W13, W14

Page 49

PCI-X Layout Guidelines

7.2.3Quad-Slots at 66 MHz

Figure 13 shows one of the bridge secondary AD lines branching to four segments with each segment connecting to a slot connector to a buffer on an add-in card. The first segment representing an upper address line branches to a series resistor to become the IDSEL line for slot 1. Table 18 shows the corresponding wiring lengths to use as a reference.

Figure 13. Quad-Slots 66 MHz Topology

 

W1

 

 

W13

 

 

 

PCI

 

 

 

 

Connector

PCI Agent 1

I/O Buffer

W14

W15

W16

 

 

 

 

 

 

 

Slot 1

 

 

W22

 

PCI

W23

 

 

 

 

 

 

 

Connector

PCI Agent 2

 

 

 

 

 

 

 

Slot 2

 

 

W32

 

PCI

W33

 

 

 

 

 

 

 

Connector

PCI Agent 3

 

 

 

 

 

 

 

Slot 3

 

 

W42

 

PCI

W43

 

 

 

 

 

 

 

Connector

PCI Agent 4

 

 

 

 

 

 

 

Slot 4

 

 

 

 

 

B3060-01

Table 18. Wiring Lengths for 66 MHz Quad-Slot (Sheet 1 of 2)

 

Lower AD Bus

Upper AD Bus

 

Segment

 

 

 

 

Units

Minimum

Maximum

Minimum

Maximum

 

 

 

Length

Length

Length

Length

 

 

 

 

 

 

 

W1

5

7

2.5

7

inches

 

 

 

 

 

 

W13

0.75

1.5

1.75

2.75

inches

 

 

 

 

 

 

W14

0.1

0.1

inches

 

 

 

 

 

 

Intel® 31154 133 MHz PCI Bridge Design Guide Design Guide

49

Image 49
Contents Design Guide Intel 31154 133 MHz PCI Bridge Design GuideIntel 31154 133 MHz PCI Bridge Design Guide Contents Tables FiguresContents Date Revision Description Revision History001 Initial release Terminology and Definitions About This DocumentTerminology and Definition Sheet 1 DefinitionTerm Terminology and Definition Sheet 2ISI SHBIntroduction2 PCI-to-PCI Bridge ConfigurationsProduct Overview Intel 31154 133 MHz PCI Bridge ApplicationsFeatures List Features ListReferences Related External SpecificationsThis page Intentionally Left Blank Package Information Intel 31154 133 MHz PCI Bridge Package Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Left Side Intel 31154 133 MHz PCI Bridge Ball Map-Top View, Right Side Total Signal Count Total Signal CountInterface Signals JtagThis page Intentionally Left Blank Pull-Up/Pull-Down Terminations Sheet 1 Terminations4Pull-Up/Pull-Down Terminations Sheet 2 Secondary PCI SignalsPCI Clocks Pull-Up/Pull-Down Terminations Sheet 3Hot Swap Pull-Up/Pull-Down Terminations Sheet 4Pull-Up/Pull-Down Terminations Sheet 5 SarbdisableHardware Straps sampled at the edge of PRST# SarblockSerial Eeprom Pull-Up/Pull-Down Terminations Sheet 6Voltages Pull-Up/Pull-Down Terminations Sheet 7Miscellaneous RSTV0 Pull-Up/Pull-Down Terminations Sheet 8RSRV1/CRSTEN SM66ENNTMASK# Pull-Up/Pull-Down Terminations Sheet 9This page Intentionally Left Blank PCI/PCI-X Voltage Levels PCI/PCI-X InterfaceInterrupt Routing PCI/PCI-X Voltage LevelsPrimary Idsel Line Idsel LinesSecondary Idsel Lines Opaque Memory Region Enable CompactPCI* Hot Swap Mode SelectSecondary Idsel Masking Secondary Clock ControlSecondary PCI Clocking Mode Primary PCI Clocking ModePCI-X Initialization Clocking Modes Secondary Bus Frequency Initialization PCI-X Clocking ModesGND PCI-X Initialization Pattern Primary-to-Secondary Frequency LimitsClock Frequency MHzRouting Guidelines Crosstalk Effects on Trace Distance and Height CrosstalkEMI Considerations PCB Ground Layout Around ConnectorsPins Voltage Capacitor Value Number Power Distribution and DecouplingDecoupling Recommendations Intel 31154 133 MHz PCI Bridge Decoupling RecommendationsTrace Impedance This page Intentionally Left Blank Add-in Card Routing Parameters PCI-X Layout GuidelinesPCI Clock Layout Guidelines #### PCI-X Slot Guidelines PCI-X Topology Layout GuidelinesSingle Slot at 133 MHz Wiring Lengths for 133 MHz SlotLower AD Bus Upper AD Bus Segment MaximumLower AD Bus Upper AD Bus Wiring Lengths for Embedded 133 MHz DesignDual-Slot at 100 MHz Wiring Lengths for 100 MHz Dual-SlotWiring Lengths for Embedded 100 MHz Design Quad-Slots at 66 MHz Wiring Lengths for 66 MHz Quad-Slot Sheet 1W13 W14Wiring Lengths for 66 MHz Quad-Slot Sheet 2 Minimum Length Wiring Lengths for Embedded 66 MHz DesignPCI-X at 33 MHz Embedded PCI-X Specification Picmg 1.2 OverviewAn Example of an ePCI-X System Segment AD Bus Units Wiring Lengths for Picmg 1.2 BackplaneClock Point to Point PCI-X Clock Wiring Lengths for Picmg BackplaneThis page Intentionally Left Blank Analog Power Pins Power ConsiderationsPower Sequencing Eeprom Customer Reference BoardCustomer Reference Board Stackup Probing PCI-X Signals Debug Connectors and Logic Analyzer Connectivity10Logic Analyzer Pod Devsel FrameTrdy BE2Irdy AD31 PCI-X Signal Name § § This page Intentionally Left Blank Operational Power Thermal SolutionsVoltage Maximum Power Thermal Solutions Related Documents References12Design Reference Material Design Reference MaterialReferences