CY7C67200
Pin Diagram
The following describes the CY7C67200 48-pin FBGA.
Figure 76. EZ-OTG Pin Diagram
A1 | A2 | A3 | A4 | A5 | A6 |
GND | GPIO1/D1 | GPIO3/D3 | VCC | nRESET | Reserved |
B1 | B2 | B3 | B4 | B5 | B6 |
AGND | GPIO0/D0 | GPIO4/D4 | GPIO6/D6/RX | GPIO7/D7/TX | GND |
C1 | C2 | C3 | C4 | C5 | C6 |
OTGVBUS | DM2A | GPIO2/D2 | GPIO5/D5 | GPIO8/D8/ | GPIO9/D9/ |
|
|
|
| MISO | nSSI |
D1 | D2 | D3 | D4 | D5 | D6 |
CSWITCHA | CSWITCHB | DP2A | GPIO11/D1/ | GPIO10/D10/ | VCC |
|
|
| MOSI | SCK |
|
E1 | E2 | E3 | E4 | E5 | E6 |
BOOSTGND | VSWITCH | DP1A | GPIO14/D14/ | GPIO13/D13/ | GPIO12/D12/ |
|
|
| RTS | RXD | TXD |
F1 | F2 | F3 | F4 | F5 | F6 |
BOOSTVCC | DM1A | GPIO30/SDA | GPIO29/ | GPIO19/A0 | GPIO15/D15/ |
|
|
| OTGID |
| CTS/nSSI |
G1 | G2 | G3 | G4 | G5 | G6 |
AVCC | XTALOUT | XTALIN | GPIO23/nRD/ | GPIO21/nCS/ | GND |
|
|
| nWAIT | nRESET |
|
H1 | H2 | H3 | H4 | H5 | H6 |
GND | VCC | GPIO31/SCL | GPIO24/INT/ | GPIO22/nWR | GPIO20/A1 |
|
|
| IRQ0 |
|
|
Pin Descriptions
| Table 38.Pin Descriptions |
|
| |
|
|
|
|
|
| Pin | Name | Type | Description |
| H3 | GPIO31/SCK | IO | GPIO31: General Purpose IO |
|
|
|
| SCK: I2C EEPROM SCK |
| F3 | GPIO30/SDA | IO | GPIO30: General Purpose IO |
|
|
|
| SDA: I2C EEPROM SDA |
| F4 | GPIO29/OTGID | IO | GPIO29: General Purpose IO |
|
|
|
| OTGID: Input for OTG ID pin. When used as OTGID, this pin must be |
|
|
|
| tied high through an external |
|
|
|
| 10K to 40K resistor must be used. |
| H4 | GPIO24/INT/IRQ0 | IO | GPIO24: General Purpose IO |
|
|
|
| INT: HPI INT |
|
|
|
| IRQ0: Interrupt Request 0. See Register 0xC006. This pin is also one |
|
|
|
| of two possible GPIO wakeup sources. |
| G4 | GPIO23/nRD | IO | GPIO23: General Purpose IO |
|
|
|
| nRD: HPI nRD |
| H5 | GPIO22/nWR | IO | GPIO22: General Purpose IO |
|
|
|
| nWR: HPI nWR |
| G5 | GPIO21/nCS | IO | GPIO21: General Purpose IO |
|
|
|
| nCS: HPI nCS |
Document #: |
| Page 63 of 78 |
[+] Feedback