Kawasaki KS152JB, 80C152, 80C51 Timer Mode Control, Gate Timer, Timer 0 LSB, Timer 1 LSB

Page 114

KS152JB Universal Communications Controller Technical Specifications

TIMER MODE CONTROL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit:

7

6

 

 

5

4

3

 

2

 

 

 

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

GATE

 

 

 

 

M1

M0

GATE

 

 

 

 

 

M1

M0

 

 

 

 

 

 

 

 

C/T

 

 

C/T

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TIMER 1

 

 

 

TIMER 0

 

 

 

 

 

 

 

Mnemonic:

TMOD

 

 

 

 

 

 

 

 

Address: 89h

GATE

Gating control: When this bit is set, Timer/counter x is enabled only while

 

 

pin is

INTx

 

 

 

high and TRx control bit is set. When cleared, Timerx is enabled whenever TRx con-

 

 

 

trol bit is set.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Timer or Counter Select: When cleared, the timer is incremented by internal clocks.

C/T

 

 

 

 

When set, the timer counts high-to-low edges of the Tx pin.

 

 

 

 

 

M1 M0

Mode Select bits:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M1

M0

 

Mode

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

0

 

Mode 0: 8-bits with 5-bit pre-scaler.

 

 

 

 

 

 

 

 

 

01 Mode 1: 18-bits, no pre-scaler.

10 Mode 2: 8-bits with auto-reload from THx

1

 

1

 

Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the stan-

 

 

 

 

dard Timer 0 control bits. TH0 is a 8-bit timer only controlled by Timer

 

 

 

 

1 control bits.

 

 

 

 

 

 

 

 

 

 

 

 

(Timer 1) Timer/counter is stopped.

 

 

 

 

 

The TMOD is reset to 00h by a reset.

 

 

 

 

 

 

 

 

There is unrestricted read/write access to this SFR.

 

 

 

 

 

 

 

TIMER 0 LSB

 

 

 

 

 

 

 

 

 

 

 

 

Bit:

7

6

5

4

3

 

2

1

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TL0.7

 

TL0.6

TL0.5

TL0.4

TL0.3

 

TL0.2

TL0.1

TL0.0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Mnemonic:

TL0

 

 

 

 

 

Address:

8Ah

TL0.7-0 Timer 0 LSB

 

 

 

 

 

 

 

 

 

The TL0 sfr is set to 00h on any reset.

 

 

 

 

 

 

 

 

There is unrestricted read/write access to this SFR.

 

 

 

 

 

 

 

TIMER 1 LSB

 

 

 

 

 

 

 

 

 

 

 

 

Bit:

7

6

5

4

3

 

2

1

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TL1.7

 

TL1.6

TL1.5

TL1.4

TL1.3

 

TL1.2

TL1.1

TL1.0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Mnemonic:

TL1

 

 

 

 

 

Address:

8Bh

Kawasaki LSI USA, Inc.

Page 114 of 120

Ver. 0.9 KS152JB2

Page 113 Page 115
Image 114
Page 113 Page 115
Contents Introduction Technical Specifications Name Description Port Pin DescriptionPIN Description Pin Name Alternate FunctionXTAL1 XTAL2RST Eben ALEPsen EpsenSpecial function Registers SFR map for the cpuReset Timing Reset Values of the SFRs Sbuf Indeterminate Tmod ConfigurationsScon PconPort 0 I/O Pad Port 2 I/O Pad Port bit I/O PadsPorts 4,5 Comments ProgramPsen Epsen Fetch viaTIMER/COUNTERS Tmod Timer/Counter Mode Control RegisterTcon Timer/Counter Control Register ModeTimer/Counter in Mode Timer/Counter 0 in Mode IE Interrupt Enable RegisterInterrupts Priority Level Structure Egste EDMA1 Egstv EDMA0 Egsre Egsrv Pgste PDMA1 Pgstv PDMA0 Pgsre PgsrvPgsrv PX0EX0 Egsrv 2BHPT1 PDMA1EDMA1 ET1 1BHKawasaki LSI USA, Inc Ver .9 KS152JB2 Power Down and Idle Status of the External Pins during Idle and Power DownALE Psen Pcon Power Control Register Smod IDLLocal Serial Channel Local Serial Port Mode ControllerSerial Port Mode Mode Load Sbuf Baud Rates Timer 1 generated commonly used Baud rates SmodMHZ SINGLE-STEP Operation JNBReti Kawasaki LSI USA Inc Global Serial Channel Introduction11/IDLE CRC None DC JAM CRCCsma Sdlc 11/IDLEExternal clock Internal clock Control cpu Control dma Raw Receive Raw Transmit CSMA/CD Overview CSMA/CD Frame FormatPreamble BOF Address Info CRC EOF Kawasaki LSI USA, Inc Ver .9 KS152JB2 23 24 Interframe Space Collision Detection CSMA/CD Data EncodingManchester Encoding BIT Time Jitter ToleranceNarrow Pulses Missing 0-to-1 TransitionUnexpected 1-to-0 Transition Response to a Detected Collision What the GSC was doing Resolution of CollisionsGSC Inactive TfifoBackoff DCRAlgorithm Random Backoff Prbs Tcdcnt Load Bkoff Slot Clock MyslotBKOFF= Myslot Deterministic Backoff Hardware Based Acknowledge Kawasaki LSI USA, Inc Ver .9 KS152JB2 Sdlc Frame Format BOF Address Control Info CRC EOFKawasaki LSI USA, Inc Ver .9 KS152JB2 Data Encoding Nrzi BIT TimeBIT STUFFING/STRIPPING Sending Abort Character Line IdleAcknowledgement Multi-Drop Network PRIMARY/SECONDARY StationsPoint-to-point Network Ring NetworkSdlc Hdlc Using a Preamble in SdlcHDLC/SDLC Comparison User Defined ProtocolsLine Discipline Planning for Network Changes and ExpansionsDMA Servicing of GSC Channels Kawasaki LSI USA, Inc Ver .9 KS152JB2 Baud Rate Initialization Test Modes External Driver InterfaceJitter Receive BIT Time Received Local Value Manchester Encoding BIT TimeReceive Sampling Rate Received Transmit WaveformsReceiver Clock Recovery CSMA/CD Clock RecoveryRcbat Crce Determining Receiver ErrorsExternal Clocking AddressingDetermining Line Discipline 2 CPU/DMA Control of the GSCCollisions and Backoff What the GSC was doing Response GSC Register Descriptions Successful Ending of Transmissions and ReceptionsGMOD84H Xtclk PL1 PL0 PL1 PL0 Length BitsKawasaki LSI USA, Inc Ver .9 KS152JB2 DCJ DCR SA5 SA4 SA3 SA2 SA1 SA0 ARB REQ Garen Xrclk Gfien IDLRcabt Crce RDN Rfne Gren Haben Kawasaki LSI USA, Inc Ver .9 KS152JB2 LNI Noack Tcdt TDN Tfnf TEN DMA Kawasaki LSI USA, Inc Ver .9 KS152JB2 DMA Operation DMA with the 80C152DMA Registers DAS IDA Alternate Cycle ModeBurst Mode SAS ISASerial Port Demand Mode External Demand ModePCH P2 SFR DMA Cycle Resume Program Execution Timing Diagrams12 OSC.PERIODS ALE Psen P1 Inst Float DMA Transfer from Internal Memory to Internal Memory12 OSC. Periods ALE Psen Inst DMA Data OUT PCL Inst PCH DMA Cycle 12 OSC. Periods Resume Program Execution ALE PsenDMA Cycle Resume Program Execution Request Mode Arbiter ModeHold/Hold Acknowledge Using the HOLD/HLDA Acknowledge ARB REQALE ARB If Hlda = ALE AEQ ALE REQ Internal Logic of the ArbiterDmxrq Internal Logic of the Requester DMA Arbitration Kawasaki LSI USA, Inc.oup, Inc Ver .9 KS152JB2 Kawasaki LSI USA, Inc Ver .9 KS152JB2 Kawasaki LSI USA, Inc Ver .9 KS152JB2 DMA Arbitration with Hold/Hold Ack Summary of DMA Control Bits DAS IDA SAS ISA DoneInterrupt Structure IE0 TI+RI ET1 EX1 ET0 EX0PT1 PX1 PT0 PX0 IPN1GSC Transmitter Error Conditions Transmit Error Flags Logic for Clearing TEN, Setting TDNGSC Receiver Error Conditions Glossary Kawasaki LSI USA, Inc Ver .9 KS152JB2 DCON0/1 092H,093H Xtclk PL1 PL0 Kawasaki LSI USA, Inc 102 Ver .9 KS152JB2 Kawasaki LSI USA, Inc 103 Ver .9 KS152JB2 PT1 PX1 PT0 EX0 Myslot 0F5H DCJ DCR SA5 SA4 SA3 SA2 SA1 SA0 Smod ARB REQ Garen Xrclk Gfien IDL OVR Rcabt Crce RDN Rfne Gren Haben Kawasaki LSI USA, Inc 108 Ver .9 KS152JB2 SM0 SM1 SM2 REN TB8 RB8 TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0Gate Kawasaki LSI USA, Inc 111 Ver .9 KS152JB2 Data Pointer LOW PortStack Pointer DPL.7 DPL.6 DPL5 DPL.4 DPL.3 DPL.2 DPL.1 DPL.0DPH.7 DPH.6 DPH.5 DPH.4 DPH.3 DPH.2 DPH.1 DPH.0 Timer ControlData Pointer High DPHTimer 0 LSB Timer Mode ControlGate Timer Timer 1 LSBTimer 0 MSB Timer 1 MSBSerial Data Buffer Serial Port ControlSM0 SBUF.7Program Status Word RS1 RS0Accumulator ACC.7 ACC.6 ACC.5 ACC.4 ACC.3 ACC.2 ACC.1 ACC.0Kawasaki LSI USA, Inc 119 Ver .9 KS152JB2 Kawasaki LSI USA, Inc 120 Ver .9 KS152JB2
Top Page Image Contents