Freescale Semiconductor, Inc.

 

Table 3-4. Reception Errors

 

 

Error

Description

 

 

Overrun Error

The FEC maintains an internal FIFO for receiving data. If a receiver FIFO overrun occurs, the FEC

 

closes the buffer and sets RxBD[OV].

 

 

Non-Octet

The FEC handles up to seven dribbling bits when the receive frame terminates nonoctet aligned and

Error

it checks the CRC of the frame on the last octet boundary. If there is a CRC error, the frame nonoctet

(Dribbling Bits)

aligned (NO) error is reported in the RxBD. If there is no CRC error, no error is reported.

 

 

CRC Error

When a CRC error occurs with no dribbling bits, the FEC closes the buffer and sets RxBD[CR]. CRC

 

checking cannot be disabled, but the CRC error can be ignored if checking is not required.

 

 

Frame Length

When the receive frame length exceeds R_HASH[MAX_FRAME_LENGTH], I_EVENT[BABR] is set

Violation

indicating babbling receive error, and the LG bit in the end of frame RxBD is set.

 

Note: Receive frames exceeding 2047 bytes are truncated.

 

 

Freescale Semiconductor, Inc.

3-8MPC860T (Rev. D) Fast Ethernet Controller Supplement MOTOROLA

PRELIMINARYÑSUBJECTFor ore nformationTO CHANGEOn ThisWITHOUTProduct,NOTICE

Go to: www.freescale.com

Page 28
Image 28
Freescale Semiconductor MPC860T user manual Reception Errors