Mechanical Specifications | Intel Itanium 2 Processor guide

Mechanical Specifications

74

Datasheet

Image 74

Intel Itanium 2 Processor manual Mechanical Specifications

Contents

Datasheet Intel Itanium 2 Processor Datasheet Contents Processor Information ROM and Scratch Eeprom Supported Figures Tables BINIT#, HIT#, HITM#, BNR#, TND#, BERR# 106 Revision History Revision No Description Date Product Features Intel Itanium 2 Processor Datasheet Overview Processor Abstraction Layer State of Data Mixing Processors of Different Frequencies and Cache SizesTerminology Reference Documents Title Document Number Introduction Signal Groups System Bus SignalsSystem Bus Power Pins Itanium 2 Processor System Bus Group Name Signals Signal DescriptionsItanium 2 Processor System Bus Signal Groups Symbol Parameter Core Minimum Typ Maximum Unit Package SpecificationsItanium 2 Processor Package Specifications AGTL+ Signals DC Specifications Sheet 1 Signal SpecificationsItanium 2 Processor Power Supply Specifications Symbol Parameter Minimum Typ Maximum Unit System Bus Clock Differential Hstl DC Specifications AGTL+ Signals DC Specifications Sheet 2Power Good Signal DC Specifications TAP Connection DC Specifications System Symbol Parameter SMBus DC SpecificationsLvttl Signal DC Specifications Minimum Typ Maximum Unit 11. SMBus AC Specifications Minimum Typ Maximum Maximum Ratings 12. Itanium 2 Processor Absolute Maximum Ratings Sheet 1 Overshoot/Undershoot Magnitude 12. Itanium 2 Processor Absolute Maximum Ratings Sheet 2 Overshoot/Undershoot Pulse Duration Activity Factor Reading Overshoot/Undershoot Specification Tables Vcterm Over Parameter Description Specification UnitsAbsolute Pulse Duration ns AF = 1 Shoot 0143 Wired-OR Signals 0513 Group Name Signals Power Pod Connector Power Pod Connector Signals22. Itanium 2 Processor Power Pod Connector Signals Absolute 23. Processor Core Voltage Identification Code1 VID2 VID1 VID0 State Transition Ramp Rate Comment 24. Processor Power StatesItanium 2 Processor System Bus Clock and Processor Clocking 25. Itanium 2 Processor System Bus Ratios Ratio of Bus Frequency A21# A20# A19# A18# A17# System Bus Reset and Configuration Timings for Cold Reset Pins/Pin Groups Recommended Recommended Connections for Unused Pins26. Connection for Unused Pins Sheet 1 TAP Signals Lvttl Power Pod Signals 26. Connection for Unused Pins Sheet 2System Management Signals Reserved Pins Pinout Specifications Pin/Signal Information Sorted by Pin Name Sheet 1 Pin Name System Bus Input/Output Signal Name Pin/Signal Information Sorted by Pin Name Sheet 2 Pin Name System Bus Input/Output Pin/Signal Information Sorted by Pin Name Sheet 3 Pin/Signal Information Sorted by Pin Name Sheet 4 Pin/Signal Information Sorted by Pin Name Sheet 5 Pin/Signal Information Sorted by Pin Name Sheet 6 Pin/Signal Information Sorted by Pin Name Sheet 7 Pin/Signal Information Sorted by Pin Name Sheet 8 Pin/Signal Information Sorted by Pin Name Sheet 9 Pin/Signal Information Sorted by Pin Name Sheet 10 Pin/Signal Information Sorted by Pin Name Sheet 11 Pin/Signal Information Sorted by Pin Name Sheet 12 Pin/Signal Information Sorted by Pin Name Sheet 13 Pin/Signal Information Sorted by Pin Name Sheet 14 Pin/Signal Information Sorted by Pin Name Sheet 15 Pin/Signal Information Sorted by Pin Location Sheet 1 Location Pin/Signal Information Sorted by Pin Location Sheet 2 Pin/Signal Information Sorted by Pin Location Sheet 3 Pin/Signal Information Sorted by Pin Location Sheet 4 Pin/Signal Information Sorted by Pin Location Sheet 5 Pin/Signal Information Sorted by Pin Location Sheet 6 Pin/Signal Information Sorted by Pin Location Sheet 7 Pin/Signal Information Sorted by Pin Location Sheet 8 Pin/Signal Information Sorted by Pin Location Sheet 9 Pin/Signal Information Sorted by Pin Location Sheet 10 Pin/Signal Information Sorted by Pin Location Sheet 11 Pin/Signal Information Sorted by Pin Location Sheet 12 Pin/Signal Information Sorted by Pin Location Sheet 13 Pin/Signal Information Sorted by Pin Location Sheet 14 Pin/Signal Information Sorted by Pin Location Sheet 15 Pinout Specifications Mechanical Dimensions Itanium 2 Processor Package Processor Substrate Units Itanium 2 Processor Package Power Tab Processor Bottom-Side Marking Package MarkingProcessor Top-Side Marking Processor Bottom-Side Marking Placement on Interposer Mechanical Specifications Thermal Features Thermal Alert Symbol Parameter Core Minimum Maximum Unit Case TemperatureCase Temperature Specification Enhanced Thermal Management Itanium 2 Processor Package Thermocouple Location Thermal Specifications Signal Name Pin Count Description System Management Interface SignalsSystem Management Interface Signal Descriptions System Management Bus System Management Feature Specifications SMBus Device Addressing 9Xh Processor Information ROM Format Sheet 1 Processor Information ROMEeprom SMBus Addressing on the Itanium 2 Processor Cache Processor Information ROM Format Sheet 2Offset Function Examples Section Bits Offset Function Examples Section Bits Package FeaturesProcessor Information ROM Format Sheet 3 Part Numbers Other Scratch EepromProcessor Information ROM Format Sheet 4 Random Address Read SMBus Packet Thermal Sensing DeviceCurrent Address Read SMBus Packet Byte Write SMBus Packet Thermal Sensing Device Supported SMBus Transactions Thermal Sensing Device Registers 13. Command Byte Bit AssignmentRegister Command Reset State Function Thermal Reference Registers Thermal Limit Registers Configuration Register15. Thermal Sensing Device Configuration Register Status Register 16. Thermal Sensing Device Conversion Rate Register Register Contents Conversion Rate HzConversion Rate Register Alphabetical Signals Reference BCLKp/BCLKn Table A-2. Effective Memory Type Signal EncodingATTR30# I/O 8 BE70# I/O BERR# I/O Table A-3. Special Transaction Encoding on Byte EnablesSpecial Transaction Byte Enables70# 12 BPM50# I/O BINIT# I/O11 BNR# I/O BPRI# BREQ30# I/O Table A-6. BR30# Signals and Agent IDsBus Signal Agent 0 Pins Agent 3 Pins Pin Sampled # I/O CCL# I/OD1270# I/O DBSYC1# O 24 DEN# I/O DBSYC2# ODEFER# 25 DEP150# I/O DRDYC1# O 27 DPS# I/ODRDY# I/O DRDYC2# O HIT# I/O and HITM# I/O 33 FCL# I/OFERR# O ID90# Table A-9. Length of Data Transfers IP10#LEN20# I/O LEN20# PMI# LINT10OWN# I/O REQ50# I/O Transaction REQa50# REQb50# RESET#52 RP# I/O SBSYC1# O RS20#RSP# SBSYC2# O THRMTRIP# O STBn70# and STBp70# I/OTDO O Table A-11. STBp70# and STBn70# Associations Name Active Level Clock Signal Group Signal SummariesTable A-12. Output Signals Sheet 1 TND# I/O Name Active Level Clock Signal Group Qualified Table A-12. Output Signals Sheet 2Table A-13. Input Signals Table A-14. Input/Output Signals Single Driver Table A-15. Input/Output Signals Multiple Driver 108