
Chapter 4 - Hardware Description
MUX Module Architecture
Figure 4-25 shows the card architecture of the MUX Module.
MUX |
|
|
| TDM Interface |
|
|
|
|
|
| ||||||
| MUX Hardware |
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| LEDs |
|
|
| FPGA |
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
| PAL |
|
|
|
| MUX |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
| SRAM |
|
|
|
| Processor |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
| FLASH |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| DPR |
|
|
|
|
|
| x 4 | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Front |
|
|
|
|
|
|
|
|
|
|
| ||
|
|
| Panel |
|
|
|
| Card |
|
|
|
|
|
| ||
|
|
| LEDs | Watch |
|
|
| Memory | ||||||||
|
|
|
|
|
| Dog |
|
| Manager |
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
HDLC Interface