AMD Confidential

 

 

November 21st, 2008

User Manual

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Instruction

 

 

 

 

 

 

 

 

 

Supported

 

 

Mnemonic

 

 

 

Opcode

 

 

 

 

 

 

Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AND the contents of a 64-bit register

 

TEST reg/mem64,reg64

 

85

/r

 

with

the

contents

of

a

64-bit

 

 

 

register or memory operand and set

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

rFLAGS to reflect the result.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of an 8-bit

 

 

 

 

 

 

 

 

 

register

with

the contents

of 8-bit

 

XADD reg/mem8,reg8

 

 

0F

C0 /r

 

destination

 

register

or

memory

 

 

 

 

 

 

 

 

 

operand and load their sum into the

 

 

 

 

 

 

 

 

 

destination.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of a 16-bit

 

 

 

 

 

 

 

 

 

register with the contents of 16-bit

 

XADD reg/mem16,reg16

 

 

0F

C1 /r

 

destination

 

register

or

memory

 

 

 

 

 

 

 

 

 

operand and load their sum into the

 

 

 

 

 

 

 

 

 

destination.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of a 32-bit

 

 

 

 

 

 

 

 

 

register with the contents of 32-bit

 

XADD reg/mem32,reg32

 

 

0F

C1 /r

 

destination

 

register

or

memory

 

 

 

 

 

 

 

 

 

operand and load their sum into the

 

 

 

 

 

 

 

 

 

destination.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of a 64-bit

 

 

 

 

 

 

 

 

 

register with the contents of 64-bit

 

XADD reg/mem64,reg64

 

 

0F

C1 /r

 

destination

 

register

or

memory

 

 

 

 

 

 

 

 

 

operand and load their sum into the

 

 

 

 

 

 

 

 

 

destination.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of AX register

 

XCHG AX,reg16

 

90

+rw

 

with

the

contents

of

a

16-bit

 

 

 

 

 

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

16-bit

 

XCHG reg16,AX

 

90

+rw

 

register with the contents of

the AX

 

 

 

 

 

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of EAX register

 

XCHG AX,reg32

 

90

+rd

 

with

the

contents

of

a

32-bit

 

 

 

 

 

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

32-bit

 

XCHG reg32,AX

 

90

+rd

 

register with the contents of the EAX

 

 

 

 

 

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange the contents of RAX register

 

XCHG RAX,reg64

 

90

+rq

 

with

the

contents

of

a

64-bit

 

 

 

 

 

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

64-bit

 

XCHG reg64,RAX

 

90

+rq

 

register with the contents of the RAX

 

 

 

 

 

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

an

8-bit

 

XCHG reg/mem8,reg8

 

86

/r

 

register

with

the contents

of

an 8-

 

 

 

 

 

 

 

 

 

bit register or memory operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

an

8-bit

 

XCHG reg8,reg/mem8

 

86

/r

 

register

or

memory operand

with the

 

 

 

 

 

 

 

 

 

contents of an 8-bit register.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

16-bit

 

XCHG reg/mem16,reg16

 

87

/r

 

register

with

the contents

of

a 16-

 

 

 

 

 

 

 

 

 

bit register or memory operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

16-bit

 

XCHG reg16,reg/mem16

 

87

/r

 

register

or

memory operand

with the

 

 

 

 

 

 

 

 

 

contents of a 16-bit register.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

32-bit

 

XCHG reg/mem32,reg32

 

87

/r

 

register

with

the contents

of

a 32-

 

 

 

 

 

 

 

 

 

bit register or memory operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

32-bit

 

XCHG reg32,reg/mem32

 

87

/r

 

register

or

memory operand

with the

 

 

 

 

 

 

 

 

 

contents of a 32-bit register.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

64-bit

 

XCHG reg/mem64,reg64

 

87

/r

 

register

with

the contents

of

a 64-

 

 

 

 

 

 

 

 

 

bit register or memory operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

Exchange

the

contents

of

a

64-bit

 

XCHG reg64,reg/mem64

 

87

/r

 

register

or

memory operand

with the

 

 

 

 

 

 

 

 

 

contents of a 64-bit register.

 

 

 

 

 

XLAT mem8

 

 

D7

 

 

 

Set

AL to the contents of

DS:[rBX +

 

 

 

 

 

 

unsigned AL].

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

218

Appendix A

Page 229 Page 231
Page 230
Image 230
AMD 4.4.5 Test reg/mem64,reg64, Xadd reg/mem8,reg8, Xadd reg/mem16,reg16, Xadd reg/mem32,reg32, Xadd reg/mem64,reg64
Page 229 Page 231

4.4.5 specifications

AMD 4.4.5 is a robust version of the AMD software ecosystem that focuses on enhanced performance, stability, and efficiency for users relying on AMD processors and graphics cards. This iteration brings various features and technologies designed to optimize gaming, professional applications, and general computing tasks.

One of the standout enhancements in AMD 4.4.5 is the integration of Smart Access Memory technology, which allows the CPU to access the full graphics memory directly. This feature enhances data flow between the CPU and GPU, leading to improved frame rates and overall performance, especially in memory-intensive games. Users can experience a marked increase in gaming performance without the need for additional hardware upgrades.

Another significant feature introduced is the updated Radeon Software Adrenalin Edition. This software update encompasses optimizations for various games, ensuring that gamers can enjoy a seamless experience with the latest titles. The Adrenalin interface also provides features such as Radeon Chill, which helps reduce power consumption during less demanding scenes, and Radeon Anti-Lag, designed to minimize input lag and enhance responsiveness in competitive gaming.

Additionally, AMD 4.4.5 brings the latest drivers that include important performance enhancements and bug fixes that allow for greater system stability. Regular updates ensure that users have the best experience with their AMD hardware, and it significantly bolsters compatibility with the latest gaming titles and software applications.

AMD's Enhanced Sync technology offers users the ability to eliminate screen tearing and stuttering while delivering smooth gameplay. It dynamically synchronizes the refresh rate of the display with the frame rates produced by the GPU, improving the visual experience significantly.

With the introduction of FidelityFX Super Resolution, AMD continues to bolster its suite of technologies that enhance graphics quality and performance. This feature allows lower-resolution images to be upscaled effectively, making it easier for users to enjoy high-end visuals without taxing their hardware excessively.

In summary, AMD 4.4.5 represents a comprehensive update for users by integrating cutting-edge technologies that cater to a wide range of applications from gaming to content creation. With enhancements across the board, AMD reaffirms its commitment to providing high-performance solutions that keep pace with the ever-evolving technology landscape. Whether for gaming aficionados or professional creators, the capabilities offered in this version make it a significant milestone in the AMD software ecosystem.
Top Page Image Contents